EP0914716A2 - Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten - Google Patents

Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten

Info

Publication number
EP0914716A2
EP0914716A2 EP98905549A EP98905549A EP0914716A2 EP 0914716 A2 EP0914716 A2 EP 0914716A2 EP 98905549 A EP98905549 A EP 98905549A EP 98905549 A EP98905549 A EP 98905549A EP 0914716 A2 EP0914716 A2 EP 0914716A2
Authority
EP
European Patent Office
Prior art keywords
frequency
oscillator
signal
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP98905549A
Other languages
English (en)
French (fr)
Inventor
Johannes Otto Voorman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP98905549A priority Critical patent/EP0914716A2/de
Publication of EP0914716A2 publication Critical patent/EP0914716A2/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B20/1217—Formatting, e.g. arrangement of data block or words on the record carriers on discs
    • G11B20/1258—Formatting, e.g. arrangement of data block or words on the record carriers on discs where blocks are arranged within multiple radial zones, e.g. Zone Bit Recording or Constant Density Recording discs, MCAV discs, MCLV discs

Definitions

  • One of the advantages obtained by means of the invention is that the requirements to be imposed on the low-pass filter 8 can be considerably less stringent.
  • Such a filter gives rise to either additional noise and jitter, or a slower response of the control loop.
  • the invention enables a much simpler filter to be used while the accuracy is maintained. It is to be noted that for a correct operation of the circuit in accordance with the invention it is necessary that the oscillators 4 and 5 produce a similar frequency variation for a similar change in bias current but in an integrated circuit this can be achieved without any problem.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
EP98905549A 1997-04-24 1998-03-12 Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten Withdrawn EP0914716A2 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP98905549A EP0914716A2 (de) 1997-04-24 1998-03-12 Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP97201221 1997-04-24
EP97201221 1997-04-24
EP98905549A EP0914716A2 (de) 1997-04-24 1998-03-12 Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten
PCT/IB1998/000327 WO1998048514A2 (en) 1997-04-24 1998-03-12 Frequency synthesizer, particularly for use in a channel ic for hard disks

Publications (1)

Publication Number Publication Date
EP0914716A2 true EP0914716A2 (de) 1999-05-12

Family

ID=8228244

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98905549A Withdrawn EP0914716A2 (de) 1997-04-24 1998-03-12 Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten

Country Status (2)

Country Link
EP (1) EP0914716A2 (de)
WO (1) WO1998048514A2 (de)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02244820A (ja) * 1989-03-16 1990-09-28 Oki Electric Ind Co Ltd Ｐｌｌ回路
US5072195A (en) * 1990-04-05 1991-12-10 Gazelle Microcircuits, Inc. Phase-locked loop with clamped voltage-controlled oscillator
KR960015678B1 (ko) * 1990-10-23 1996-11-20 세이꼬 엡슨 가부시끼가이샤 전압 제어형 발진 회로 및 위상 동기 회로
US5329251A (en) * 1993-04-28 1994-07-12 National Semiconductor Corporation Multiple biasing phase-lock-loops controlling center frequency of phase-lock-loop clock recovery circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9848514A3 *

Also Published As

Publication number Publication date
WO1998048514A2 (en) 1998-10-29
WO1998048514A3 (en) 1999-01-28

Similar Documents

Publication Publication Date Title
KR940011436B1 (ko) 자기디스크 기억장치
US6028727A (en) Method and system to improve single synthesizer setting times for small frequency steps in read channel circuits
US6111712A (en) Method to improve the jitter of high frequency phase locked loops used in read channels
US5157355A (en) Phase-locked loop device having stability over wide frequency range
US5170386A (en) Spindle servo circuit for driving a data storage disk having CLV type recording format
JPH04142812A (ja) 位相同期回路
US6885252B2 (en) Clock recovery circuit capable of automatically adjusting frequency range of a VCO
KR100260066B1 (ko) 디스크 재생 장치
JP2002335155A (ja) 信号生成回路、タイミングリカバリｐｌｌ，信号生成システム及び信号生成方法
JP2542097B2 (ja) クロック生成用ｐｌｌ回路を含む読取線速度可変型ディスク記録情報再生装置
JPS63287211A (ja) デジタルｐｌｌ回路
US6914465B2 (en) Voltage-controlled osillator
EP0914716A2 (de) Frequenzsythetisierer inbesondere zur verwendung in einer kanalschaltung für festplatten
US7308066B2 (en) Clock recovery circuit capable of automatically adjusting frequency range of VCO
JP3478446B2 (ja) 位相同期ループ回路、信号処理装置及び集積回路
KR970002824B1 (ko) 자기디스크시스템 및 그 파형등화장치
JP3371664B2 (ja) 位相同期装置及び磁気記録再生装置
JP3240683B2 (ja) 磁気ディスクシステム及び波形等化装置
JP2003234652A (ja) Ｐｌｌ回路
JP2000260130A (ja) Ｐｌｌクロック発生回路およびこれを用いる光ディスク再生装置
KR100207490B1 (ko) 디지탈 비디오 디스크의 등화기 제어 장치 및 그 제어 방법
JPH08235788A (ja) ビット同期回路
JPH05315951A (ja) 位相同期ループ回路
JPH0738584B2 (ja) 位相ロックループ回路
JPS60220627A (ja) 位相同期回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19990125

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 20000223