EP0746122B1 - Monolithisch integrierbare Mischereinrichtung für ein Mischpult - Google Patents
Monolithisch integrierbare Mischereinrichtung für ein Mischpult Download PDFInfo
- Publication number
- EP0746122B1 EP0746122B1 EP95108370A EP95108370A EP0746122B1 EP 0746122 B1 EP0746122 B1 EP 0746122B1 EP 95108370 A EP95108370 A EP 95108370A EP 95108370 A EP95108370 A EP 95108370A EP 0746122 B1 EP0746122 B1 EP 0746122B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- gain
- resistor
- rsv
- channel
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000003321 amplification Effects 0.000 claims description 11
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 11
- 238000013016 damping Methods 0.000 description 7
- 230000002787 reinforcement Effects 0.000 description 3
- 230000005236 sound signal Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- MTEOMEWVDVPTNN-UHFFFAOYSA-E almagate Chemical compound O.O.[OH-].[OH-].[OH-].[OH-].[OH-].[OH-].[OH-].[Mg+2].[Mg+2].[Mg+2].[Al+3].[O-]C([O-])=O MTEOMEWVDVPTNN-UHFFFAOYSA-E 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H60/00—Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
- H04H60/02—Arrangements for generating broadcast information; Arrangements for generating broadcast-related information with a direct linking to broadcast information or to broadcast space-time; Arrangements for simultaneous generation of broadcast information and broadcast-related information
- H04H60/04—Studio equipment; Interconnection of studios
Definitions
- An application example of this is a soft one Crossfading from a music playback to a current traffic announcement, whereby both signals come from different sources. During the Traffic announcement dampens the channel with the music signal and instead the Traffic announcement shown.
- Such cross-fades require a pure one electronic mixer device with an intelligent control, e.g. by means of of a processor connected to the actual system via control lines or a bus system Mixer device is connected, can be realized.
- the one automatic mixer device for microphones has the object.
- a separate sound channel is made available, which has a fixed one Preamplifier and a controllable amplifier with the associated control devices.
- the Outputs of all sound channels are combined by means of a summing amplifier, the one adjustable amplifier for common volume control is connected downstream.
- to Gain control are operational amplifier circuits in connection with LED-controlled Photo resistors used as control elements.
- US 4,885,792 shows another audio mixer device with a single active one Gain element in each audio channel. And a main amplifier for the overall gain all channels.
- the gain setting is done manually or electromechanically via a Change of resistors, which are designed as sliders and the control voltage for Deliver VCAs.
- US 5,309,517 finally shows yet another arrangement of an audio multiplexer in the also a plurality of controllable preamplifiers via a summing bus to different Summing amplifier inputs are switchable.
- the gain setting in each Sound channels take place via preamplifiers with sliders, which are followed by VCAs.
- the Summing amplifiers have no setting options.
- the circuitry for mixer devices can be very large, in particular if it is professional studio equipment. For Consumption areas, e.g. in the application described for car radio receivers or the application in the PC or in other applications, the requirements are indeed less, but the circuitry for an intelligent mixer device nevertheless so large that a compact, monolithically integrable solution must be found, the Circuit effort, which is ultimately in the required semiconductor crystal area expresses, should remain as low as possible for cost reasons.
- a mixer device with active components contains for everyone on the input side Channel a preamplifier with adjustable gain and one on the output side Summing device to the differently amplified signals into a single Summarize signal at one output, cf. Fig. 1.
- a preamplifier with adjustable gain and one on the output side Summing device to the differently amplified signals into a single Summarize signal at one output, cf. Fig. 1.
- For the preamplifier circuits with operational amplifiers prove to be useful because of them about changing one of a coupling and a feedback resistor formed resistance ratio the respective gain is easily adjustable.
- the active circuit parts consist of first operational amplifiers v1, the first operational amplifier arrangements OP1 with corresponding circuits form and a first, second and third preamplifier for the supplied signals Form M1, M2, M3.
- the outputs of the preamplifiers are by means of a second one Operational amplifier arrangement OP2 interconnected to the signals of all three Combine channels into a single signal that can be tapped at the output o.
- the second operational amplifier arrangement OP2 forms a summing amplifier S, which as an active element is an operational amplifier, the second Operational amplifier v2, contains.
- OP1 As active elements in both Operational amplifier arrangements OP1, OP2 also transconductance amplifiers and other active circuits with appropriate wiring can be used.
- the operational amplifier v2 is connected as a summing amplifier and points for everyone Channel an input resistance Rsv and one for all channels Feedback resistor Rsr on.
- the amplification of the three preamplifiers M1, M2, M3 is done via one Input resistance Rmv and a feedback resistance Rmr set.
- the Input resistance Rmv lies between the respective channel input e1, e2, e3 and the inverting input of the first operational amplifier v1. On this Input is also the output signal of the feedback resistor Rmr Operational amplifier v1 fed back.
- first and second operational amplifier arrangements OP1, OP2 shown However, this is advantageous in that the respective reinforcements directly through the Ratio of feedback resistance Rmr or Rsr and input resistance Rmv or Rsv can be determined.
- the gain is set in the first Operational amplifier arrangement OP1 by the input resistance and the Feedback resistance through a potentiometer or slider rs (see Fig. 3) are formed, the tap a1 at the inverting input of the first Operational amplifier v1 and its other two connection nodes k1, k2 are connected to the input e1 or the operational amplifier output.
- a Changing the potentiometer or slider setting can cause the signal in the respective sound channel can be amplified or damped over a very wide range.
- the analog setting is made with a potentiometer or slider rs in the Usually by hand or using a servomotor. Electronic adjustment is easier possible if only discrete gain values need to be set, whose Increment may, however, be narrow. Enough for the intended consumption area for example a step size of 1.5 dB.
- the input resistance is Rmv and the feedback resistor Rmr of the preamplifier M as Resistor network rp (cf. FIG. 2) from a large number of partial resistors r formed, which can be switched on, off or on via electronic switches, where also a series connection or parallel connection of partial resistors r is possible.
- a particularly simple arrangement for such a resistance network rp a resistance chain consisting of mostly different partial resistances r, where a Part or all of the connection nodes k of the partial resistors are provided with taps ai.
- a switching device s shown schematically in Fig. 3 the one Corresponding sliding contact with a slider rs, one of the taps ai connected to the inverting input of the first operational amplifier v1 become.
- a single switch contact divides the tapped via the respective tap a1 Resistor network rp in two parts and forms a first and one with it coupled second resistor R1, R2.
- the invention only requires a second grinding or switching contact s2, with which the total resistance value of the resistance chain is divided particularly easily into three resistors R1, R2, R3.
- the Realization of the tapped resistance network rp as a resistance chain is also very suitable for monolithic integration.
- This chain of resistance allows thus that the resistance ratio in the case of the two resistors R1, R2 and the three resistors R1, R2, R3 in a very simple way in a wide ratio can be changed. With a fine gradation, this is indicated by a large number of Partial resistances r bought, which thus form a relatively long chain.
- the Gain control in preamplifier M1 contains an adjustment resistor Slider rs its tap a1 via a sliding contact s on the inverting Input of the first operational amplifier v1 is connected.
- the entrance of the Slider rs, the first circuit node k1, is via a fixed resistor Rmv ' connected to the signal input e1.
- the resistance of the Slider rs divided into two parts and forms the first and second resistor R1 or R2.
- the output of the slider by a second Circuit node k2 is formed with the output of the first Operational amplifier v1 and with the one connection of a fixed resistor Rsv ' connected as the input resistance Rsv of the summing amplifier S for this channel serves.
- the Sum resistance from the fixed resistor Rmv 'and the first resistor R1 den Input resistance Rmv and the second resistance R2 den Feedback resistor Rmr (see Fig. 1).
- the connection point between the Fixed resistors Rsv and Rsr form a third circuit node k3, which has a Summing line s1 with the inverting input of the second operational amplifier v2 is connected.
- summing line s1 there are further input resistors a second or a third preamplifier M2 or M3 connected.
- the actuation of the slide controller rs, s can be done manually or electronically via an auxiliary device can be controlled by a control device P.
- a control device P In a digital version of the Slider rs or potentiometer, electronic control becomes easier, by actuating only electronic switching devices, as already stated Need to become.
- the slider rs or the potentiometer is activated by a Resistor network rp replaced with taps ai.
- FIG. 4 compared to FIG. 3 recognize, the same circuit parts are provided with the same reference numerals and therefore no longer need to be explained.
- M is the Slider rs replaced by a resistor network rp.
- a first and a second Electronic switches s1 or s2 set one to the first or tap a1 or a2 Connection, whereby the resistor network is divided into three sections which form the first, second and third resistor R1, R2, R3.
- the permissible ranges for the first and second taps a1 and a2 overlap not doing that. 4, the associated areas are shown schematically by the length of the respective sliding contact lines.
- the first operational amplifier arrangement OP1 as in FIG Fixed resistor Rmv 'together with the first resistor R1 Input resistance Rmv (see. Fig. 1) and the second resistance R2 den Feedback resistance Rmr.
- the third resistor R3 forms together with the fixed resistor Rsv ' Input resistance Rsv (ex. Fig. 1). Since the feedback resistor Rsr the second operational amplifier arrangement OP2 is constant, its gain or damping controlled by changing the third resistor R3.
- the gain vm of the preamplifier M both on the position of the first switch s1 and on the position of the second switch s2 can be controlled together or independently.
- the Gain vm of the preamplifier M is determined by the ratio of the second resistor R2 to the sum of the fixed resistor Rmv 'and the first resistor R1 formed. It should be noted that the resistors Rmv ', Rsv' and Rsr of course also in the resistor network rp can be included.
- the control of the electronic switches s1, s2 and possibly other switches takes place by means of the control device P which uses a stored table T assigns the respective position of the switches s1, s2 to the desired channel gain vk.
- Fig. 5 is an example of such a division of the table Channel gain shown for each gain and Damping areas specify an appropriate division to the desired To solve the task.
- the entire modulation range from +12 dB to -34.5 dB is divided into two areas 1 and 2 (see FIG. 5) divided, the first range 1 from +12 dB to about -6 dB and the second range 2 ranges from about -6 dB to -34.5 dB.
- the first area 1 which is the entire channel gain range from 0 dB to +12 dB and also includes the weak attenuation range down to -6 dB, remains Summation gain vs constant at 0 dB.
- the setting of the channel gain vk is only done by changing the resistance ratio in the preamplifier M, for which the position of the first tap a1 is varied. If the two Fixed resistors Rsv 'and Rsr of the second operational amplifier arrangement OP2 are the same are large, in the assumed example of FIG. 4 each 3 kOhm, then is the second tap a2 is identical to the second for this gain range Circuit node k2.
- the Channel gain vk be divided so that the attenuation in the Summing amplifier S and not in the preamplifier M. This is achieved that the first resistor R1 no longer changes after reaching the maximum value becomes.
- the preamplification vm therefore only changes relatively due to the slight reduction of the second resistor R2 in the second area 2 only still between -6 dB and -7.5 dB, while the total channel gain vk changes between -6 dB and -34.5 dB.
- This increases the input resistance Rsv from 6 kOhm to approx. 67 kOhm. This corresponds to a change in Summing gain vs from -0 dB to -27 dB.
- the function of the control device P can optionally also take over a processor integrated on the semiconductor chip. Of course, the control of the gain distribution and ultimately the Of course, the control of the gain distribution and ultimately the Control of the taps also via a more or less descriptive formula that is then calculated in the processor.
- the channel gain vk forms the variable.
- the formulaic representation is particularly simple if for individual areas or A linear dependency is given as an approximation because then the sections Intermediate values can be easily calculated using a linear interpolation.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
Description
Claims (9)
- Monolithisch integrierbare Mischereinrichtung für ein Mischpult mit mehreren Tonkanälen, wobeijeder Tonkanal einen in der Verstärkung, der Vorverstärkung (vm), einstellbaren Vorverstärker (M) enthält, dessen Verstärkung über erste Widerstände (Rmv, Rmr) einstellbar ist unddie Ausgänge der Vorverstärker (M) mit Eingängen eines Summierverstärkers (S), gekoppelt sind, dessen Verstärkung, die Summierverstärkung (vs), über zweite Widerstände (Rsv, Rsr) einstellbar ist, gekennzeichnet durch folgende Merkmale:der Summierverstärker (S) ist über die zweiten Widerstände (Rsv, Rsr) je Tonkanal in seiner Sumnüerverstärkung (vs) unterschiedlich einstellbar undeine Steuereinrichtung (P) ist mit den Vorverstärkern (M) und dem Summierverstärker (S) gekoppelt und dient der Steuerung einer den jeweiligen Tonkanal betreffenden Gesamtverstärkung, der Kanalverstärkung (vk), nach einem Verhältnis zwischen den Verstärkungen von dem jeweiligen Vorverstärker (M) und dem Summierverstärker (S), wobeidie Steuereinrichtung (P) die Einstellung der ersten und zweiten Widerstände (Rmv, Rsv; Rmr, Rsr) jedes Vorverstärkers (M) und des Summierverstärkers (S) derart steuert, daß im Dämpfungsbereich bei zunehmender Kanaldämpfung die Summierverstärkung (vs) im Verhältnis stärker reduziert ist als die Vorverstärkung (vm).
- Mischereinrichtung nach Anspruch 1, dadurch gekennzeichnet, daß die jeweilige Vörverstärkung (vm) und die zugehörige Summierverstärkung (vs) digital einstellbar sind, indem der Vorverstärker (M) und der Summierverstärker (S) eine erste bzw. zweite Operationsverstärkeranordung (OP1, OP2) bilden, deren Kanalverstärkung (vk) über ein abgreifbares Widerstandsnetzwerk (rp) und eine elektronische Schalteinrichtung (s1, s2) digital einstellbar ist.
- Mischereinrichtung nach Anspruch 2, dadurch gekennzeichnet, daß im Vorverstärker (M) das abgreifbare Widerstandsnetzwerk (rp) mittels der elektronischen Schalteinrichtung (s1, s2), die mit der Steuereinrichtung (P) gekoppelt ist, zur Bildung der ersten Operationsverstärkeranordnung (OP1) derart mit einem ersten Operationsverstärker (v1) verbunden ist, daß ein erster Teil des abgreifbaren Widerstandsnetzwerkes (rp), der einen ersten Widerstand (R1) bildet, einem Eingangswiderstand (Rmv) und ein zweiter Teil des abgreifbaren Widerstandsnetzwerkes (rp), der einen zweiten Widerstand (R2) bildet, einem Rückkopplungswiderstand (Rmr) zugeordnet ist.
- Mischereinrichtung nach Anspruch 3, dadurch gekennzeichnet, daß die zweite Operationsverstärkeranordnung (OP2) einen zweiten Operationsverstärker (v2) und einen ersten sowie einen zweiten Festwiderstand (Rsv' bzw. Rsr), die dem Eingangs- (Rsv) bzw. dem Rückkopplungswiderstand (Rsr) der zweiten Operationsverstärkeranordnung (OP2) zugeordnet sind, enthält.
- Mischereinrichtung nach Anspruch 4, dadurch gekennzeichnet, daß ein dritter Teil des abgreifbaren Widerstandsnetzwerkes (rp), ein dritter Widerstand (R3), dem zugehörigen Eingangswiderstand (Rsv) der zweiten Operationsverstärkeranordnung (OP2) zugeordnet ist.
- Mischereinrichtung nach Anspruch 5, dadurch gekennzeichnet, daß das abgreifbare Widerstandsnetzwerk (rp) eine Serienschaltung aus Teilwiderständen (r) enthält und einige Anschlußknoten (k) der Teilwiderstände als Abgriffe (ai) ausgebildet sind, die mittels eines ersten und eines zweiten elektronischen Schalters (s1, s2) über einen ersten bzw. zweiten Abgriff (al, a2) den ersten, zweiten und dritten Widerstand (R1, R2, R3) bilden.
- Mischereinrichtung nach Anspruch 6, dadurch gekennzeichnet, daß der Eingangswiderstand (Rsv, R3) der zweiten Operationsverstärkeranordnung (OP2) in einem ersten Bereich (1) der Kanalverstärkung (vk), der einer hohen Signalverstärkung entspricht, auf einen Minimalwert (Rsv') eingestellt und der jeweilige Wert der Kanalverstärkung (vk) über die Position des ersten Abgriffes (a1) definiert ist, hingegen in einem zweiten Bereich (2) der Kanalverstärkung (vk), der einer hohen Signaldämpfung entspricht, der erste Widerstand (R1) auf einen Maximalwert eingestellt und der jeweilige Wert der Kanalverstärkung (vk) über die Position des zweiten Abgriffes (a2) definiert ist.
- Mischereinrichtung nach Anspruch 7, dadurch gekennzeichnet, daß in einem Zwischenbereich der Kanalverstärkung (vk), der einer geringen Signalverstärkung und/oder einer geringen Signaldämpfung entspricht, der Eingangswiderstand (Rsv; R3, Rsv') der zweiten Operationsverstärkeranordnung (OP2) auf einen Minimalwert (Rsv') eingestellt und der jeweilige Wert der Kanalverstärkung (vk) über die Position des ersten Abgriffes (a1) definiert ist.
- Mischereinrichtung nach einem der Ansprüche 2 bis 8, dadurch gekennzeichnet, daß die Steuereinrichtung (P), ev. ein mitintegrierter Prozessor, zur Aufteilung der Kanalverstärkung (vk) auf die Vorverstärkung (vm) und die Summierverstärkung (vs) derart ausgestaltet ist, daß die Aufteilung gemäß einer verkoppelten Tabelle (T) und/oder gemäß einer Berechnung erfolgt.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95108370A EP0746122B1 (de) | 1995-06-01 | 1995-06-01 | Monolithisch integrierbare Mischereinrichtung für ein Mischpult |
DE59510874T DE59510874D1 (de) | 1995-06-01 | 1995-06-01 | Monolithisch integrierbare Mischereinrichtung für ein Mischpult |
US08/654,372 US5751826A (en) | 1995-06-01 | 1996-05-28 | Monolithically integrable mixer network for a mixer console |
KR1019960018430A KR970004484A (ko) | 1995-06-01 | 1996-05-29 | 믹서 콘솔의 원칩 집적화 가능 믹서 네트워크 |
JP8140409A JPH09121131A (ja) | 1995-06-01 | 1996-06-03 | ミキサコンソールのためのモノリシック集積可能なミキサネットワーク |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95108370A EP0746122B1 (de) | 1995-06-01 | 1995-06-01 | Monolithisch integrierbare Mischereinrichtung für ein Mischpult |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0746122A1 EP0746122A1 (de) | 1996-12-04 |
EP0746122B1 true EP0746122B1 (de) | 2004-03-17 |
Family
ID=8219318
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95108370A Expired - Lifetime EP0746122B1 (de) | 1995-06-01 | 1995-06-01 | Monolithisch integrierbare Mischereinrichtung für ein Mischpult |
Country Status (5)
Country | Link |
---|---|
US (1) | US5751826A (de) |
EP (1) | EP0746122B1 (de) |
JP (1) | JPH09121131A (de) |
KR (1) | KR970004484A (de) |
DE (1) | DE59510874D1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020028755A (ko) * | 2000-10-11 | 2002-04-17 | 최태영 | 등압에서 동시측정하는 양팔 혈압계 시스템 및 그의제어방법 |
US20070041606A1 (en) * | 2005-08-22 | 2007-02-22 | David Clark Company Incorporated | Apparatus and method for noise cancellation in communication headset using dual-coil speaker |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357492A (en) * | 1980-10-03 | 1982-11-02 | Eugene Campbell | Automatic microphone mixing apparatus |
US4885792A (en) * | 1988-10-27 | 1989-12-05 | The Grass Valley Group, Inc. | Audio mixer architecture using virtual gain control and switching |
US5309517A (en) * | 1991-05-17 | 1994-05-03 | Crown International, Inc. | Audio multiplexer |
JPH05315870A (ja) * | 1992-05-07 | 1993-11-26 | Mitsubishi Electric Corp | 情報処理装置 |
US5376896A (en) * | 1992-12-10 | 1994-12-27 | Sony Electronics Inc. | Apparatus and method for reducing VCA distortion and noise |
-
1995
- 1995-06-01 EP EP95108370A patent/EP0746122B1/de not_active Expired - Lifetime
- 1995-06-01 DE DE59510874T patent/DE59510874D1/de not_active Expired - Fee Related
-
1996
- 1996-05-28 US US08/654,372 patent/US5751826A/en not_active Expired - Fee Related
- 1996-05-29 KR KR1019960018430A patent/KR970004484A/ko not_active Application Discontinuation
- 1996-06-03 JP JP8140409A patent/JPH09121131A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
KR970004484A (ko) | 1997-01-29 |
DE59510874D1 (de) | 2004-04-22 |
US5751826A (en) | 1998-05-12 |
JPH09121131A (ja) | 1997-05-06 |
EP0746122A1 (de) | 1996-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3850289T2 (de) | Automatische Lautstärkeregelungsschaltung. | |
DE4206863A1 (de) | Analoge schalteinrichtung zum schalten zwischen mehreren eingaengen auf einen ausgang | |
CH644974A5 (de) | Schaltungsanordnung zum selbsttaetigen anpassen der lautstaerke mindestens eines lautsprechers an einen am lautsprecherort herrschenden stoergeraeuschpegel fuer rundfunkempfaenger. | |
EP0821476B1 (de) | Vorrichtung zur Offset-Kompensation einer Signalverarbeitungsschaltung | |
DE69223219T2 (de) | Durch eine Steuerspannung regelbarer Verstärker mit einem Operationsverstärker | |
DE2136247A1 (de) | Lautstarkeregelung für Mehrkanal NF Systeme | |
DE2715981A1 (de) | Tonblende | |
DE19624092B4 (de) | Verstärkungsschaltung, vorzugsweise für analoge oder digitale Hörgeräte sowie Hörgeräte unter Verwendung einer entsprechenden Verstärkungsschaltung bzw. eines entsprechenden Signalverarbeitungs-Algorithmus | |
DE2707870C2 (de) | Schaltungsanordnung zur Verstärkungssteuerung | |
DE69821197T2 (de) | Differenzverstärker, integrierte schaltung und telefon | |
EP0746122B1 (de) | Monolithisch integrierbare Mischereinrichtung für ein Mischpult | |
DE69414367T2 (de) | Steuerung von Frequenz- und/oder Phaseneigenschaften in einem (Audio) Verstärker | |
DE3217231C2 (de) | ||
DE4431481A1 (de) | Schaltungsanordnung mit steuerbarem Übertragungsverhalten | |
EP0932254B1 (de) | Schaltungsanordnung für einen verstellbaren Hochpass | |
DE19630406C1 (de) | Filterschaltung und damit ausgerüsteter Audiosignalprozessor | |
DE3429508C2 (de) | ||
EP0821483A2 (de) | SC-Filter mit intrinsischer Anti-Aliasing-Funktion, sowie damit ausgerüsteter Audiosignalprozessor | |
DE2755827A1 (de) | Schaltungsanordnung mit einem durch eine steuergleichspannung veraenderbaren frequenzgang | |
DE3141420C2 (de) | ||
DE10300431A1 (de) | Regelbarer HF-Breitbandverstärker mit konstanter Eingangsimpedanz | |
DE2751261C3 (de) | Schaltungsanordnung für ein Freisprechertelefon mit selbsttätiger Signalamplitudenbegrenzung | |
EP0456321A2 (de) | Schaltungsanordnung mit elektronisch steuerbarem Übertragungsverhalten | |
AT393576B (de) | Schaltungsanordnung zur elektronischen pegelsteuerung eines tonsignals | |
DE60132002T2 (de) | Verstärkerschaltung mit hoher linearität |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT NL |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: THEUS, ULRICH, DR. ING. |
|
17P | Request for examination filed |
Effective date: 19970604 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: MICRONAS INTERMETALL GMBH |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: MICRONAS GMBH |
|
17Q | First examination report despatched |
Effective date: 20020422 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT NL |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20040317 |
|
REF | Corresponds to: |
Ref document number: 59510874 Country of ref document: DE Date of ref document: 20040422 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20041220 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20070626 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20070618 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20080624 Year of fee payment: 14 Ref country code: DE Payment date: 20080731 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20080627 Year of fee payment: 14 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20090228 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080601 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20080630 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20090601 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20100101 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100101 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100101 |