EP0601543A1 - Analog multiplier operable on a low supply voltage - Google Patents

Analog multiplier operable on a low supply voltage Download PDF

Info

Publication number
EP0601543A1
EP0601543A1 EP93119703A EP93119703A EP0601543A1 EP 0601543 A1 EP0601543 A1 EP 0601543A1 EP 93119703 A EP93119703 A EP 93119703A EP 93119703 A EP93119703 A EP 93119703A EP 0601543 A1 EP0601543 A1 EP 0601543A1
Authority
EP
European Patent Office
Prior art keywords
electrode connected
transistor
input terminal
voltage
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP93119703A
Other languages
German (de)
English (en)
French (fr)
Inventor
Katsuji C/O Nec Corporation Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0601543A1 publication Critical patent/EP0601543A1/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/16—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division
    • G06G7/163—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division using a variable impedance controlled by one of the input signals, variable amplification or transfer function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/16—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division
    • G06G7/164—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division using means for evaluating powers, e.g. quarter square multiplier

Definitions

  • the present invention relates to an analog multiplier for receiving primary and secondary input analog signals to produce a product of the two input analog signals as an output signal.
  • a conventional analog multiplier comprises a first stage circuit, a second stage circuit, and a current source.
  • the first stage circuit comprises a primary pair of first and second transistors and a secondary pair of third and fourth transistors.
  • the second stage circuit comprises a ternary pair of fifth and sixth transistors.
  • the primary analog input signal has a primary voltage.
  • the secondary analog input signal has a secondary voltage.
  • the first stage circuit is supplied with the primary voltage.
  • the second stage circuit is supplied with the secondary voltage.
  • an analog multiplier which comprises (A) a primary pair of first and second transistors, the first transistor having a base electrode connected to a first input terminal and a collector electrode connected to a first output terminal, the second transistor having a base electrode connected to a second input terminal and a collector electrode connected to a second output terminal; (B) a secondary pair of third and fourth transistors, the third transistor having a base electrode connected to a third input terminal and a collector electrode connected to the second output terminal, the fourth transistor having a base electrode connected to a fourth-input terminal and a collector electrode connected to the first output terminal; and (C) a current source connected to emitter electrodes of the first through the fourth transistors.
  • an analog multiplier which receives a primary input analog signal having a primary voltage of V1 and a secondary input analog signal having a secondary voltage of V2 to produce a primary output current and a secondary output current.
  • the analog multiplier comprises (A) a primary pair of first and second transistors, the first transistor having a base electrode connected to a first input terminal and a collector electrode connected to a first output terminal supplied with the primary output current, the second transistor having a base electrode connected to a second input terminal and a collector electrode connected to a second output terminal supplied with the secondary output current; (B) a secondary pair of third and fourth transistors, the third transistor having a base electrode connected to a third input terminal and a collector electrode connected to the second output terminal, the fourth transistor having a base electrode connected to a fourth input terminal and a collector electrode connected to the first output terminal; (C) a current source connected to emitter electrodes of the first through the fourth transistors; and (D) a voltage supplying circuit connected to the first through the fourth
  • the conventional analog multiplier comprises a first stage circuit S1, a second stage circuit S2, and a current source I0 with a current of I0.
  • the first stage circuit S1 comprises a primary pair of transistors Q43 and Q44 and a secondary pair of transistors Q45 and Q46.
  • the transistor Q43 has a base electrode connected to an input terminal T31 and a collector electrode connected to a primary output terminal T33.
  • the transistor Q44 has a base electrode connected to an input terminal T32 and a collector electrode connected to a secondary output terminal T34.
  • the transistor Q45 has a base electrode connected to the input terminal T32 and a collector electrode connected to the primary output terminal T33.
  • the transistor Q46 has a base electrode connected to the input terminal T31 and a collector electrode connected to the secondary output terminal T34.
  • the second stage circuit S2 comprises a ternary pair of transistors Q41 and Q42.
  • the transistor Q41 has a base electrode connected to an input terminal T36 and a collector electrode connected to emitter electrodes of the transistors Q43 and Q44.
  • the transistor 42 has a base electrode connected to an input terminal T37 and a collector electrode connected to the transistors Q45 and Q46.
  • the current source I0 is connected to emitter electrodes of the transistors Q41 and Q42.
  • the first stage circuit S1 is supplied with a first input analog signal having a voltage of V41. More specifically, the input terminals T31 and T32 are supplied with the voltage of V41.
  • the second stage circuit S2 is supplied with a second input analog signal having a voltage of V42. More specifically, the input terminals T36 and T37 are supplied with the voltage of V42.
  • the primary output terminal T33 is supplied with a first output current of I C43-45 .
  • the secondary output terminal T34 is supplied with a second output current of I C44-46 .
  • the collector electrode of the transistor Q43 is supplied with a current of I C43 .
  • the collector electrode of the transistor Q44 is supplied with a current of I C44 .
  • the collector electrode of the transistor Q45 is supplied with a current of I C45 .
  • the collector electrode of the transistor Q46 is supplied with a current of I C46 .
  • the collector electrode of the transistor Q41 is supplied with a current of I C41 .
  • the collector electrode of the transistor Q42 is supplied with a current of I C42 .
  • each of emitter currents in the transistors Q41 to Q46 is represented by I E
  • the I E is defined by a following equation (1).
  • I S represents a saturation current
  • k represents Boltzmann's constant
  • q represents a unit electric charge
  • V BE represents a voltage between the base electrode and the emitter electrode in each of transistors Q41 to Q46
  • T represents an absolute temperature.
  • Equation (1) it will be assumed that V T is equal to kT/q. In this event, exp(V BE /V T ) is greater than "1". Consequently, Equation (1) is rewritten into: I E ⁇ I S exp(V BE /V T ) (2) In this event, I C43 , I C44 , I C45 , I C46 , I C41 , and I C42 are represented by following equations (3), (4), (5), (6), (7), and (8), respectively. In Equations (3) to (8), ⁇ F represents a DC common-base current gain factor in each of the transistors Q41 to Q46.
  • Equation (13) is rewritten into: ⁇ I' ⁇ (1/4)( ⁇ F /V T )2V41 ⁇ V42 (14)
  • This conventional analog multiplier comprises the first and the second stage circuits S1 and S2 which are supplied with the voltages of V41 and V42. As a result, this conventional analog multiplier is supplied with a product of the voltages of V41 and V42. Consequently, this conventional analog multiplier is not operable on a low supply voltage.
  • the analog multiplier comprises a first pair of transistors Q1 and Q2, a second pair of transistors Q3 and Q4, and the current source I0.
  • the transistor Q1 has a base electrode connected to an input terminal T1 and a collector electrode connected to an output terminal T5.
  • the transistor Q2 has a base electrode connected to an input terminal T2 and a collector electrode connected to an output terminal T6.
  • the transistor Q3 has a base electrode connected to an output terminal T3 and a collector electrode connected to the output terminal T6.
  • the transistor Q4 has a base electrode connected to an input terminal T4 and a collector electrode connected to the output terminal T5.
  • the current source I0 is connected to emitter electrodes of the transistors Q1, Q2, Q3, and Q4.
  • the analog multiplier has two reference terminals T8 and T9 each of which has a reference voltage of zero level.
  • a voltage of (1/2)V1 is applied between the input terminal T1 and the reference terminal T8. Namely, the input terminal T1 is supplied with the voltage of (1/2)V1. A voltage of (-1/2)V1 is applied between the input terminal T2 and the reference terminal T8. Namely, the input terminal T2 is supplied with the voltage of (-1/2)V1. A voltage of ⁇ (1/2)V1 - V2 ⁇ is applied between the input terminal T3 and the reference terminal T9. Namely, the input terminal T3 is supplied with the voltage of ⁇ (1/2)V1 - V2 ⁇ . A voltage of ⁇ (-1/2)V1 - V2 ⁇ is applied between the input terminal T4 and the reference terminal T9. Namely, the input terminal T4 is supplied with the voltage of ⁇ (-1/2)V1 - V2 ⁇ .
  • the output terminals T5 and T6 are supplied with output currents of I L and I R , respectively.
  • collector currents of I C1 , I C2 , I C3 , and I C4 in the transistors Q1, Q2, Q3, and Q4 are represented by following equations (15), (16), (17), and (18).
  • I C1 + I C2 + I C3 + I C4 ⁇ F I0 (19)
  • a following equation (20) is given by substituting Equations (15) to (18) for I C1 , I C2 , I C3 , and I C4 in Equation (19).
  • Equation (21) a difference current of ⁇ I between I L and I R is represented by a following equation (21).
  • Equation (22) is given by substituting Equation (20) for I S exp (V BE )/(V T ) in Equation (21).
  • ⁇ I ⁇ F I0tanh ⁇ (V1)/(2V T ) ⁇ tanh ⁇ (V2)/(2V T ) ⁇ (22)
  • ⁇ F is approximately equal to "1”
  • Equations (13) and (22) it will be understood that the ⁇ I is approximately equal to the ⁇ I'.
  • characteristic curves A, B, C, and D represent the characteristic of relation between input signals and output signals in the analog multiplier of this invention.
  • the characteristic illustrated in Fig. 2 is substantially equal to the characteristic of the conventional analog multiplier illustrated in Fig. 1.
  • the analog multiplier comprises the transistors Q1 to Q4, the current source I0, and a voltage supplying circuit VSC.
  • the voltage supplying circuit VSC comprises transistors Q5 to Q13, first and second resistors R, and first through third current sources I1 each of which has a current of I1. I1 is equal to (1/2)I0.
  • the input terminal T1 is connected to a first input terminal T11.
  • the input terminal T2 is connected to a second input terminal T12.
  • the transistor Q5 has a base electrode connected to a third input terminal T13.
  • the transistor Q6 has a base electrode connected to a fourth input terminal T14.
  • the analog multiplier is supplied with a first input analog signal having a voltage of V1 and a second input analog signal having a voltage of V2. More specifically, the first and the second input terminals T11 and T12 are supplied with the voltage of V1. The third and the fourth input terminals T13 and T14 are supplied with the voltage of V2.
  • a collector electrode of the transistor Q5 is connected to collector electrodes of the transistors Q7 and Q9 and to emitter electrodes of the transistors Q11, Q12, and Q13.
  • Emitter electrodes of the transistors Q5 and Q6 are connected to the first current source I1.
  • Emitter electrodes of the transistors Q7 and Q8 are connected to the second current source I1.
  • Emitter electrodes of the transistors Q9 and Q10 are connected to the third current source I1.
  • a collector electrode of the transistor Q6 is connected to a collector electrode of the transistor Q11.
  • a base electrode of the transistor Q7 is connected to the input terminal T1 and the first input terminal T11.
  • the transistor Q8 has a base electrode connected to the input terminal T3 and a collector electrode connected to a collector electrode of the transistor Q13 and the input terminal T3.
  • the transistor Q9 has a base electrode connected to the input terminal T2 and the second input terminal T12.
  • the transistor Q10 has a base electrode connected to the input terminal T4 and a collector electrode connected to a collector electrode of the transistor Q12 and the input terminal T4.
  • the transistor Q11 has a base electrode connected to a base electrode of the transistor Q13 and to the collector electrode of the transistor Q6.
  • the output terminal T5 is connected to a node of the emitter electrodes of the transistors Q12 and Q13 through the first resistor R.
  • the output terminal T6 is connected to a node of the emitter electrodes of the transistors Q12 and Q13 through the second resistor R.
  • a first output terminal T15 is connected to the output terminal T1.
  • a second output terminal T16 is connected to the output terminal T6.
  • the voltage supplying circuit VSC receives the voltages of V1 and V2 and produces the voltages of (1/2)V1, (-1/2)V1, ⁇ (1/2)V1 - V2 ⁇ , and ⁇ (1/2)V1 - V2 ⁇ to supply the voltages of (1/2)V1, (-1/2)V1, ⁇ (1/2)V1 - V2 ⁇ , and ⁇ (-1/2)V1 - V2 ⁇ to the input terminals T1, T2, T3, and T4, respectively.
  • the output terminals T5 and T6 are supplied with the output currents of I L and I R , respectively. Also, an output voltage of V0 occurs between the first and the second output terminals T15 and T16.
  • the voltages of V0 is proportional to ⁇ I, namely, (V1 ⁇ V2).
EP93119703A 1992-12-08 1993-12-07 Analog multiplier operable on a low supply voltage Withdrawn EP0601543A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP328258/92 1992-12-08
JP4328258A JP3037004B2 (ja) 1992-12-08 1992-12-08 マルチプライヤ

Publications (1)

Publication Number Publication Date
EP0601543A1 true EP0601543A1 (en) 1994-06-15

Family

ID=18208214

Family Applications (1)

Application Number Title Priority Date Filing Date
EP93119703A Withdrawn EP0601543A1 (en) 1992-12-08 1993-12-07 Analog multiplier operable on a low supply voltage

Country Status (6)

Country Link
US (2) US5576653A (ko)
EP (1) EP0601543A1 (ko)
JP (1) JP3037004B2 (ko)
KR (1) KR970005020B1 (ko)
AU (1) AU670974B2 (ko)
CA (1) CA2110932C (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6373317B1 (en) 1998-01-02 2002-04-16 Nokia Mobile Phones Ltd. Integrated multiplier circuit

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3037004B2 (ja) * 1992-12-08 2000-04-24 日本電気株式会社 マルチプライヤ
JPH06208635A (ja) * 1993-01-11 1994-07-26 Nec Corp マルチプライヤ
AU691554B2 (en) * 1994-03-09 1998-05-21 Nec Corporation Analog multiplier using multitail cell
GB2290896B (en) * 1994-06-13 1998-09-23 Nec Corp MOS four-quadrant multiplier
JP2555990B2 (ja) * 1994-08-03 1996-11-20 日本電気株式会社 マルチプライヤ
US5831468A (en) * 1994-11-30 1998-11-03 Nec Corporation Multiplier core circuit using quadritail cell for low-voltage operation on a semiconductor integrated circuit device
JPH09219630A (ja) * 1995-12-08 1997-08-19 Nec Corp 差動回路
US5650743A (en) * 1995-12-12 1997-07-22 National Semiconductor Corporation Common mode controlled signal multiplier
US5912834A (en) * 1996-04-12 1999-06-15 Nec Corporation Bipolar translinear four-quadrant analog multiplier
US5783954A (en) * 1996-08-12 1998-07-21 Motorola, Inc. Linear voltage-to-current converter
JP2900995B2 (ja) * 1996-08-19 1999-06-02 日本電気株式会社 電圧加算回路
JP2910695B2 (ja) * 1996-08-30 1999-06-23 日本電気株式会社 コスタスループ搬送波再生回路
US6208192B1 (en) * 1996-12-05 2001-03-27 National Science Council Four-quadrant multiplier for operation of MOSFET devices in saturation region
IT1316688B1 (it) * 2000-02-29 2003-04-24 St Microelectronics Srl Moltiplicatore analogico a bassa tensione di alimentazione
CN1607726A (zh) * 2003-09-15 2005-04-20 三星电子株式会社 电容倍增器
US6982588B1 (en) * 2004-06-16 2006-01-03 Texas Instruments Incorporated Inverse function method for semiconductor mixer linearity enhancement
IT201900016871A1 (it) * 2019-09-20 2021-03-20 St Microelectronics Srl Circuito elettronico per triplicare la frequenza, in particolare per applicazioni in radiofrequenza nell'intervallo delle onde millimetriche

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0333989A (ja) * 1989-06-29 1991-02-14 Nec Corp アナログ乗算器

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5750957A (en) * 1980-09-12 1982-03-25 Nisshin Flour Milling Co Ltd Purification of pantethine
US4546275A (en) * 1983-06-02 1985-10-08 Georgia Tech Research Institute Quarter-square analog four-quadrant multiplier using MOS integrated circuit technology
US4990803A (en) * 1989-03-27 1991-02-05 Analog Devices, Inc. Logarithmic amplifier
US5057716A (en) * 1989-07-21 1991-10-15 Kueng Martin Linearly compensated slope multiplier
JP2556173B2 (ja) * 1990-05-31 1996-11-20 日本電気株式会社 マルチプライヤ
US5319267A (en) * 1991-01-24 1994-06-07 Nec Corporation Frequency doubling and mixing circuit
US5311086A (en) * 1991-03-01 1994-05-10 Kabushiki Kaisha Toshiba Multiplying circuit with improved linearity and reduced leakage
AU649792B2 (en) * 1991-03-13 1994-06-02 Nec Corporation Multiplier and squaring circuit to be used for the same
JP2661394B2 (ja) * 1991-04-08 1997-10-08 日本電気株式会社 掛算回路
US5157350A (en) * 1991-10-31 1992-10-20 Harvey Rubens Analog multipliers
JP3159331B2 (ja) * 1992-03-31 2001-04-23 ソニー株式会社 信号入力判定装置及び比較回路
JP3037004B2 (ja) * 1992-12-08 2000-04-24 日本電気株式会社 マルチプライヤ
CA2111945C (en) * 1992-12-21 1997-12-09 Katsuji Kimura Analog multiplier using an octotail cell or a quadritail cell
US5331289A (en) * 1993-02-08 1994-07-19 Tektronix, Inc. Translinear fT multiplier
GB2284116B (en) * 1993-10-27 1998-10-07 Nec Corp Frequency multiplier and mixing circuit
US5523717A (en) * 1993-11-10 1996-06-04 Nec Corporation Operational transconductance amplifier and Bi-MOS multiplier
US5578965A (en) * 1994-06-13 1996-11-26 Nec Corporation Tunable operational transconductance amplifier and two-quadrant multiplier employing MOS transistors

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0333989A (ja) * 1989-06-29 1991-02-14 Nec Corp アナログ乗算器

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
KIMURA: "A Unified Analysis of Four-Quadrant Analog Multipliers", IEICE TRANSACTIONS ON ELECTRONICS, vol. E76-C, no. 5, May 1993 (1993-05-01), TOKYO JP, pages 714 - 737, XP000381113 *
PATENT ABSTRACTS OF JAPAN vol. 15, no. 169 (P - 1196) 26 April 1991 (1991-04-26) *
WANG: "A CMOS Four-Quadrant Analog Multiplier with Single-Ended Voltage Output and Improved Temperature Performance", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 26, no. 9, September 1991 (1991-09-01), NEW YORK US, pages 1293 - 1301, XP000262825, DOI: doi:10.1109/4.84947 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6373317B1 (en) 1998-01-02 2002-04-16 Nokia Mobile Phones Ltd. Integrated multiplier circuit

Also Published As

Publication number Publication date
CA2110932A1 (en) 1994-06-09
KR970005020B1 (ko) 1997-04-11
US5886560A (en) 1999-03-23
CA2110932C (en) 1998-06-30
JPH06176178A (ja) 1994-06-24
AU5223093A (en) 1994-06-23
US5576653A (en) 1996-11-19
KR940015786A (ko) 1994-07-21
AU670974B2 (en) 1996-08-08
JP3037004B2 (ja) 2000-04-24

Similar Documents

Publication Publication Date Title
EP0601543A1 (en) Analog multiplier operable on a low supply voltage
US4647839A (en) High precision voltage-to-current converter, particularly for low supply voltages
EP0498221A1 (en) Frequency doubling and mixing circuit
US5521544A (en) Multiplier circuit having circuit wide dynamic range with reduced supply voltage requirements
JPS59221014A (ja) 電圧電流変換回路
JPH0236992B2 (ko)
US5754039A (en) Voltage-to-current converter using current mirror circuits
JPH0473806B2 (ko)
KR920009548B1 (ko) 전류원 장치
US4352057A (en) Constant current source
US4323797A (en) Reciprocal current circuit
JPS6164724U (ko)
US4278954A (en) Suppressed carrier modulator using differential amplifier
US3750039A (en) Current steering amplifier
JP3171137B2 (ja) トランスリニア・マルチプライヤ
JPH0462608B2 (ko)
JPH09298423A (ja) バイポーラマルチプライヤ
JPH06164262A (ja) 飽和防止回路
JPH0328581Y2 (ko)
US20030094989A1 (en) Multiplier
JPH0349463Y2 (ko)
JPH0346916B2 (ko)
JPH0229461Y2 (ko)
JPS60176182A (ja) 演算回路
JPH0680997B2 (ja) 掛算回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB NL SE

17P Request for examination filed

Effective date: 19940427

17Q First examination report despatched

Effective date: 19980202

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19990601