EP0464909B1 - Integrated circuit with co-integrated power supply reduction - Google Patents

Integrated circuit with co-integrated power supply reduction Download PDF

Info

Publication number
EP0464909B1
EP0464909B1 EP91201582A EP91201582A EP0464909B1 EP 0464909 B1 EP0464909 B1 EP 0464909B1 EP 91201582 A EP91201582 A EP 91201582A EP 91201582 A EP91201582 A EP 91201582A EP 0464909 B1 EP0464909 B1 EP 0464909B1
Authority
EP
European Patent Office
Prior art keywords
supply voltage
circuit
voltage
internal supply
junction point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP91201582A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0464909A1 (en
Inventor
Leonardus C.M.G. Pfennings
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV, Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of EP0464909A1 publication Critical patent/EP0464909A1/en
Application granted granted Critical
Publication of EP0464909B1 publication Critical patent/EP0464909B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/625—Regulating voltage or current wherein it is irrelevant whether the variable actually regulated is ac or dc

Definitions

  • the invention relates to a circuit, having an external supply voltage junction point and an internal supply voltage junction point and a voltage converter arranged between said junction points, for connecting to the internal supply voltage junction point an internal supply voltage which is lower than the supply voltage across the external junction point.
  • Such a circuit is disclosed in the EP-A-0 296 681. Since the dimensions of transistors and other components of an integrated circuit are getting increasingly smaller, also the distances across which voltages of the order of the supply voltage occur become increasingly smaller. This results in high electric field strengths which produce inter alia what is commonly denoted "hot carrier stress" in, for example, field effect transistors. For reasons of reliablity it is therefore necessary to use a supply voltage lower than the standard 5V supply voltage for MOS components having, for example, channel lengths less than 1 ⁇ m (so-called submicron components).
  • the prior art integrated circuit has an external (5 V) and an internal supply voltage junction point, between which a voltage converter is arranged which repeatedly charges a parasitic capacitance which is connected in parallel with the internal supply voltage junction point.
  • the voltage converter includes a detector circuit which, in dependence on the voltage across the internal supply voltage junction point and with a certain hysteresis switches an electronic switch on or off which is arranged between the internal and the external supply voltage junction point.
  • This known integrated circuit has the drawback that the rate of the circuit and the occurring nuisance of hot carrier stress highly vary with temperature.
  • the invention has inter alia for its object to provide an integrated circuit whose mode of operation (the switching rate and the sensitivity to hot carrier stress in particular) is temperature-dependent to a lesser extent.
  • an integrated circuit in accordance with the invention is characterized by the features of claim 1.
  • the invention is based on the recognition that the switching rate of a circuit and also the hot carrier stress decrease versus an increasing temperature, whilst the switching rate of a circuit and also the hot carrier stress increases versus an increasing internal supply voltage.
  • An integrated circuit according to the invention in which at an increasing temperature also the internal supply voltage increases, consequently provides, at temperature changes, a substantially constant switching rate and a substantially constant hot carrier stress.
  • the above-mentioned effects then substantially cancel each other, whilst they actually intensify each other at a negative temperature coefficient.
  • a temperature coefficient having a value between +1.5 mV/K and +6 mV/K proved to be advantageous.
  • U.S. Patent 4,723,108 that relates to a reference circuit to compensate for parameter spread and temperature variations in an MOS circuit.
  • the reference circuit generates a stable current over variations of temperature.
  • the circuit comprises MOS transistors that are biased such that changes in threshold voltage due to temperature variations are compensated by changes in transconductance due to temperature variations.
  • This prior art circuit requires locally modifying the circuitry to be controlled through appropriate biasing of strategically located MOS transistors. In the invention, however, uniform control is established via the internal supply voltage of the circuitry so that the design of the logic circuitry need not be locally altered to allow for compensation measures.
  • A denotes the external supply voltage junction point (carrying a voltage VD of, for example, 5 V) and B denotes the internal supply voltage junction point (carrying a voltage VI of, for example, 3.3V).
  • a voltage converter comprised of an electronic switch, in this case a PMOS- power switching transistor 1, and a detector circuit, more specifically a detector amplifier 2, which has its detection input connected to the internal supply voltage junction point B and its output to the control input of the electronic switch, in Figure 1 the control electrode of transistor 1.
  • the integrated (parasitic) circuit capacitance 4 which may for example have a value of 3 nF in the case of a 256 kbits SRAM, is repeatedly recharged via transistor 1, more specifically when the detector 2 detects that voltage VI across internal supply voltage junction point B has decreased to below a predetermined threshold value. Then transistor 1 is turned on and capacitance 4 is recharged until detector 2 detects that voltage VI has increased to above a further threshold value. The difference in these threshold values corresponds to the hysteresis of detector 2. In this manner the inevitable parasitic capacitance 4 is used to supply submicron components 3 with current.
  • MOS-transistors having small channel lengths (in the submicron range) or small oxide thicknesses are used in integrated circuits, there is a risk of "hot carrier stress" occurring. Namely, when the channel length of transistors decreases, the maximum permitted voltage difference over the drainsource path gets smaller. A decrease in the supply voltage (of, for example, 5 V to 3.3 V), reduces the sensitive to hot carrier stress, but also leads to circuits with a lower operating rate.
  • an internal supply voltage available which is as constant as possible and more specifically, is independent of temperature.
  • the rate at which a circuit operates generally decreases, as do also the negative effects of hot carrier stress (see the article "Hot-carrier and wear-out phenomena in submicron VSLI's" by E. Takeda, Processing VSLI-Symposium 1985, pages 2-5).
  • the internal voltage increases, then however the rate of a circuit increases, and also the nuisance caused by hot carrier stress. If now an internal supply voltage is used having a temperature coefficient around zero or negative, then the influence of the temperature on the operating rate and the sensitivity to hot carrier stress of a circuit is not compensated for, and is even intensified for the case of a negative temperature coefficient.
  • the voltage converter which is described in the EP-A-0 296 681, has an internal supply voltage which depends on several times the threshold voltage of the transistors plus the voltage swing. The threshold voltages decrease with increasing temperature, and this provides a negative temperature coefficient for the internal supply voltage. A circuit fed via this voltage converter is therefore very sensitive to temperature as regards its operating rate and the nuisance caused by hot carrier stress.
  • Figure 2 shows an integrated circuit in accordance with the invention.
  • the same reference symbols are used to denote the same components shown in Figure 1.
  • Figure 2A illustrates a reference voltage source 6, connected to the external supply voltage, which produces a constant current and is connected to ground via resistor 7.
  • the current source is connected via junction point C to an input of a comparator circuit 5 which is known per se and whose other input is connected to junction point D which optionally is connected to junction point B via a voltage reducer 9.
  • One (non-inverting) output Q of the comparator circuit 5 is connected via an inverting element 10, for example a standard CMOS inverter, to the control electrode of switch 1, the other (inverting) input QB is fed back to junction point D via a further inverting element 11 and hysteresis transistor 8.
  • a differential amplifier or, for example, an n-channel amplifier stage arranged in series with a p-channel amplifier stage can be used as the comparator circuit 5.
  • Resistor 7 can be realised by arranging, for example, three n-channel MOS-transistors in series, their gates being connected to junction point C to which also the drain of the first transistor is connected, the source of the third transistor being connected to ground.
  • Current source 6 is based on a PTAT (Proportional To Absolute Temperature) voltage source, as described in, for example, the article "A new CMOS current reference" by W. Sansen, F. op 't Eynde and M. Steyaert, Digest of the ESSCIRC 1987, pages 125-128.
  • a reference voltage VR having a positive temperature coefficient of, for example, 4.5 mV/K is generated at junction point C.
  • the value of the reference voltage VR across junction point C is preferable chosen to be one threshold voltage lower than internal supply voltage VI, to have current source 6 and comparator circuit 5 function in their optimum working range.
  • junction point D is reduced by one threshold voltage relative to VI, using voltage reducer 9.
  • the latter may, for example, as shown in Figure 2B, be in the form of a p-channel MOS-transistor, whose source is connected to junction point B and whose gate and drain are interconnected, this drain being connected to the drain of an n-channel MOS-transistor, whose gate is connected to the external supply voltage and whose source is connected to ground.
  • the reference voltage VR with positive temperature coefficient is applied to the comparator circuit 5, which now, by feedback to junction point D, induces a voltage which also has a positive temperature coefficient, so that also the internal supply voltage VI across junction point B gets a positive temperature coefficient of, for example, 3.2 mV/K, with all the advantages mentioned in the foregoing.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)
  • Control Of Electrical Variables (AREA)
  • Logic Circuits (AREA)
EP91201582A 1990-06-29 1991-06-20 Integrated circuit with co-integrated power supply reduction Expired - Lifetime EP0464909B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL9001493 1990-06-29
NL9001493A NL9001493A (nl) 1990-06-29 1990-06-29 Geintegreerde schakeling met meegeintegreerde voedingsspanningsverlaging.

Publications (2)

Publication Number Publication Date
EP0464909A1 EP0464909A1 (en) 1992-01-08
EP0464909B1 true EP0464909B1 (en) 1996-01-17

Family

ID=19857338

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91201582A Expired - Lifetime EP0464909B1 (en) 1990-06-29 1991-06-20 Integrated circuit with co-integrated power supply reduction

Country Status (5)

Country Link
EP (1) EP0464909B1 (ja)
JP (1) JP3299551B2 (ja)
KR (1) KR100196592B1 (ja)
DE (1) DE69116451T2 (ja)
NL (1) NL9001493A (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19734410A1 (de) * 1997-08-08 1999-02-11 Bosch Gmbh Robert Schaltungsanordnung mit einem Schalttransistor

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4298835A (en) * 1979-08-27 1981-11-03 Gte Products Corporation Voltage regulator with temperature dependent output
US4723108A (en) * 1986-07-16 1988-02-02 Cypress Semiconductor Corporation Reference circuit
NL8701472A (nl) * 1987-06-24 1989-01-16 Philips Nv Geintegreerde schakeling met meegeintegreerde, voedingsspanningsverlagende spanningsregelaar.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Digest of the ESSCIRC 1987, pages 125 - 128; Sansen, Frank & Steyaert: "A New CMOS Current Reference" *

Also Published As

Publication number Publication date
JPH0549237A (ja) 1993-02-26
KR100196592B1 (ko) 1999-06-15
JP3299551B2 (ja) 2002-07-08
EP0464909A1 (en) 1992-01-08
DE69116451T2 (de) 1996-08-08
NL9001493A (nl) 1992-01-16
DE69116451D1 (de) 1996-02-29

Similar Documents

Publication Publication Date Title
JP2596697B2 (ja) Ｃｍｏｓトランジスタ回路を使用する基準電圧発生回路
EP0640974B1 (en) Reference voltage generation circuit
KR930009148B1 (ko) 전원전압 조정회로
US6046577A (en) Low-dropout voltage regulator incorporating a current efficient transient response boost circuit
KR920005257B1 (ko) 정전류원 회로
US6034519A (en) Internal supply voltage generating circuit
USRE39918E1 (en) Direct current sum bandgap voltage comparator
CN1316619C (zh) 用于具有温度补偿基准电压发生器的集成电路的内部电源
US4868483A (en) Power voltage regulator circuit
EP0369530A2 (en) Temperature sensing circuit
JP2804162B2 (ja) 定電流定電圧回路
KR100253645B1 (ko) 기준 전압 발생 회로
US4710647A (en) Substrate bias generator including multivibrator having frequency independent of supply voltage
US5793691A (en) Memory device with MOS transistors having bodies biased by temperature-compensated voltage
KR0141157B1 (ko) 기준전압발생회로
US7349190B1 (en) Resistor-less accurate low voltage detect circuit and method for detecting a low voltage condition
US4464591A (en) Current difference sense amplifier
US5229709A (en) Integrated circuit with temperature compensation
EP0464909B1 (en) Integrated circuit with co-integrated power supply reduction
EP0625824A2 (en) Semiconductor integrated circuit device
US6404221B1 (en) Threshold invariant voltage detecting device
JP2550871B2 (ja) Ｃｍｏｓ定電流源回路
JP2871309B2 (ja) 電源電圧検知回路
JPH09325826A (ja) 温度補償型基準電圧発生回路
US6084438A (en) Data determination circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19920707

17Q First examination report despatched

Effective date: 19940307

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 69116451

Country of ref document: DE

Date of ref document: 19960229

ITF It: translation for a ep patent filed

Owner name: ING. C. GREGORJ S.P.A.

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20030625

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20030627

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20030818

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040620

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050101

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20040620

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050228

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050620