EP0398194A3 - Circuit de maintien à temps de restauration minimal - Google Patents

Circuit de maintien à temps de restauration minimal Download PDF

Info

Publication number
EP0398194A3
EP0398194A3 EP19900108948 EP90108948A EP0398194A3 EP 0398194 A3 EP0398194 A3 EP 0398194A3 EP 19900108948 EP19900108948 EP 19900108948 EP 90108948 A EP90108948 A EP 90108948A EP 0398194 A3 EP0398194 A3 EP 0398194A3
Authority
EP
European Patent Office
Prior art keywords
hold circuit
reset time
time hold
minimum reset
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP19900108948
Other languages
German (de)
English (en)
Other versions
EP0398194A2 (fr
Inventor
Mustafa Ali Hamid
Roy E. Thoma Iii.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of EP0398194A2 publication Critical patent/EP0398194A2/fr
Publication of EP0398194A3 publication Critical patent/EP0398194A3/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Pulse Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Electronic Switches (AREA)
EP19900108948 1989-05-19 1990-05-11 Circuit de maintien à temps de restauration minimal Ceased EP0398194A3 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US354444 1989-05-19
US07/354,444 US5247654A (en) 1989-05-19 1989-05-19 Minimum reset time hold circuit for delaying the completion of a second and complementary operation

Publications (2)

Publication Number Publication Date
EP0398194A2 EP0398194A2 (fr) 1990-11-22
EP0398194A3 true EP0398194A3 (fr) 1991-12-11

Family

ID=23393362

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900108948 Ceased EP0398194A3 (fr) 1989-05-19 1990-05-11 Circuit de maintien à temps de restauration minimal

Country Status (7)

Country Link
US (1) US5247654A (fr)
EP (1) EP0398194A3 (fr)
JP (1) JPH03116212A (fr)
KR (1) KR0185186B1 (fr)
AU (1) AU628550B2 (fr)
CA (1) CA2016545A1 (fr)
NO (1) NO178316C (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5437021A (en) * 1992-06-12 1995-07-25 Intel Corporation Programmable dedicated timer operating on a clock independent of processor timer
US5339440A (en) * 1992-08-21 1994-08-16 Hewlett-Packard Co. Wait state mechanism for a high speed bus which allows the bus to continue running a preset number of cycles after a bus wait is requested
US5367689A (en) * 1992-10-02 1994-11-22 Compaq Computer Corporation Apparatus for strictly ordered input/output operations for interrupt system integrity
JPH0844594A (ja) * 1994-08-03 1996-02-16 Nec Corp データ処理装置
US5708817A (en) * 1995-05-31 1998-01-13 Apple Computer, Inc. Programmable delay of an interrupt
JP3434405B2 (ja) * 1996-03-19 2003-08-11 富士通株式会社 通信制御装置及び通信制御方法並びに中間通信制御ユニット
TWI715248B (zh) * 2019-07-10 2021-01-01 慧榮科技股份有限公司 主機輸出入命令的執行裝置及方法及電腦程式產品

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1984000088A1 (fr) * 1982-06-17 1984-01-05 Baxter Travenol Lab Circuit de remise a zero sensible a des niveaux pour un circuit logique numerique
EP0167879A2 (fr) * 1984-07-13 1986-01-15 International Business Machines Corporation Dispositif pour déterminer le type d'entraînement d'un disque souple

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4234920A (en) * 1978-11-24 1980-11-18 Engineered Systems, Inc. Power failure detection and restart system
JPS57134731A (en) * 1981-02-13 1982-08-20 Toshiba Corp Reset circuit for central processing unit
US4414664A (en) * 1981-02-23 1983-11-08 Genrad, Inc. Wait circuitry for interfacing between field maintenance processor and device specific adaptor circuit
US4485435A (en) * 1981-03-09 1984-11-27 General Signal Corporation Memory management method and apparatus for initializing and/or clearing R/W storage areas
US4484263A (en) * 1981-09-25 1984-11-20 Data General Corporation Communications controller
JPS5852714A (ja) * 1981-09-25 1983-03-29 Nec Corp 周辺処理装置
JPS58151628A (ja) * 1982-03-03 1983-09-08 Nec Corp インタ−フエ−ス方式
US4872107A (en) * 1983-04-22 1989-10-03 International Business Machines Corporation Floppy disk controller with means to change clock rate automatically
US4600990A (en) * 1983-05-16 1986-07-15 Data General Corporation Apparatus for suspending a reserve operation in a disk drive
US5097413A (en) * 1983-09-20 1992-03-17 Mensch Jr William D Abort circuitry for microprocessor
US4742448A (en) * 1984-01-24 1988-05-03 Apple Computer, Inc. Integrated floppy disk drive controller
US4689766A (en) * 1984-11-16 1987-08-25 Zenith Electronics Corporation System for resetting the operation of a signal processing device upon the failure of accessng a predetermined memory location within a predetermined time interval
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1984000088A1 (fr) * 1982-06-17 1984-01-05 Baxter Travenol Lab Circuit de remise a zero sensible a des niveaux pour un circuit logique numerique
EP0167879A2 (fr) * 1984-07-13 1986-01-15 International Business Machines Corporation Dispositif pour déterminer le type d'entraînement d'un disque souple

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN. vol. 29, no. 4, September 1986, NEW YORK US pages 1723 - 1724; 'Method of power On/Off diskette controller ' *
IEEE MICRO. vol. 3, no. 6, December 1983, NEW YORK US pages 17 - 23; T.G. MARSHALL: 'Floppy disk data transfer techniques ' *
PATENT ABSTRACTS OF JAPAN vol. 6, no. 233 (P-156)(1111) November 19, 1982 & JP-A-57 134 731 (TOKYO SHIBAURA DENKI K.K. ) August 20, 1982 *
PATENT ABSTRACTS OF JAPAN vol. 7, no. 138 (P-204)(1283) June 16, 1983 & JP-A-58 52 714 (NIPPON DENKI K.K. ) March 29, 1983 *
PATENT ABSTRACTS OF JAPAN vol. 7, no. 274 (P-241)(1419) December 7, 1983 & JP-A-58 151 628 (NIPPON DENKI K.K. ) September 8, 1983 *

Also Published As

Publication number Publication date
KR900018791A (ko) 1990-12-22
EP0398194A2 (fr) 1990-11-22
AU5489590A (en) 1990-11-29
NO178316C (no) 1996-02-28
CA2016545A1 (fr) 1990-11-19
NO178316B (no) 1995-11-20
US5247654A (en) 1993-09-21
NO902208L (no) 1990-11-20
NO902208D0 (no) 1990-05-18
JPH03116212A (ja) 1991-05-17
KR0185186B1 (ko) 1999-05-15
AU628550B2 (en) 1992-09-17

Similar Documents

Publication Publication Date Title
DE69016850D1 (de) Lade-Entladeschaltung.
AU6067290A (en) High performance, low cost microprocessor
AU1142583A (en) Agc circuit. .
EP0624950A3 (fr) Circuit pour accorder le retard.
HK56695A (en) Memory timing circuit employing models.
DE68916952D1 (de) Selbsttätige Frequenz-Steuerschaltung.
EP0398194A3 (fr) Circuit de maintien à temps de restauration minimal
AU3491689A (en) Agc delay on an integrated circuit
AU618160B2 (en) Data delay circuit and clock extraction circuit using the same
FI901620A0 (fi) Med handtag foersedd formbestaendig kass samt foerfarande foer dess framstaellning.
DE68920538D1 (de) Ferngesteuerter Schutzschalter.
DE69021616D1 (de) Verzögerungsschaltung.
JPS55123239A (en) Programmable divider
EP0621690A3 (fr) Méthode et circuit logique de remise à zéro.
AU4867290A (en) Oscillator circuit
FI892150A (fi) Naturstensplatta med faestdelar placerade pao motsatt sida av dess ytsida.
FR2695273B1 (fr) Ligne a retard programmable, circuit a retard programmable et oscillateur programmable.
AU626399B2 (en) Oscillator circuit
JPS5218364A (en) Electronic time switch
AU6917591A (en) Electronic real-time time fuse
DE69022144D1 (de) Multiplizierprüfer mit zeitversetztem Vergleich.
IT211744Z2 (it) Interruttore automatico magnetotermico limitatore.
AU6647694A (en) Fuze, in particular a hand-grenade fuze
AU511470B2 (en) Glyoxal-modified poly(beta-alanine)
DE68913951D1 (de) Verzögerungsschaltung.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): BE CH DE DK ES FR GB GR IT LI NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): BE CH DE DK ES FR GB GR IT LI NL SE

17P Request for examination filed

Effective date: 19920521

17Q First examination report despatched

Effective date: 19950324

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 19960513