EP0289322A2 - Circuit de déflection pour source de signal non standard - Google Patents

Circuit de déflection pour source de signal non standard Download PDF

Info

Publication number
EP0289322A2
EP0289322A2 EP88303871A EP88303871A EP0289322A2 EP 0289322 A2 EP0289322 A2 EP 0289322A2 EP 88303871 A EP88303871 A EP 88303871A EP 88303871 A EP88303871 A EP 88303871A EP 0289322 A2 EP0289322 A2 EP 0289322A2
Authority
EP
European Patent Office
Prior art keywords
deflection
rate
signal
counts
pulses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP88303871A
Other languages
German (de)
English (en)
Other versions
EP0289322A3 (fr
EP0289322B1 (fr
Inventor
Mark Edward Modesitt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Licensing Corp
Original Assignee
RCA Licensing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Licensing Corp filed Critical RCA Licensing Corp
Publication of EP0289322A2 publication Critical patent/EP0289322A2/fr
Publication of EP0289322A3 publication Critical patent/EP0289322A3/fr
Application granted granted Critical
Publication of EP0289322B1 publication Critical patent/EP0289322B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/12—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising

Definitions

  • This invention relates to video apparatus and, in particular, to video apparatus that incorporates deflection circuitry in which the field rate synchronization signal is derived from the line deflection rate.
  • a video apparatus such as a television receiver or a computer monitor, incorporates some form of image display, which may be a cathode ray tube (CRT), for example.
  • CRT cathode ray tube
  • the CRT produces one or more electron beams, via an electron gun assembly, which are caused to impinge or land on a phosphor display screen by electron beam forming and accelerating voltages.
  • the display screen emits light in proportion to the energy of the electron beam or beams.
  • a deflection yoke produces electromagnetic deflection fields in response to cyclically varying deflection currents that act to deflect or scan the electron beams across the display screen in a predetermined pattern to form a raster.
  • the electron beam energy i.e., current, is controlled in response to the information contained in a video signal in order to reproduce a video image on the display screen.
  • the video signal includes synchronizing information to properly synchronize the line or horizontal rate and field or vertical rate deflection of the electron beams with the video information in order to provide a stable video display.
  • the video apparatus may incorporate circuitry that internally derives horizontal and vertical rate synchronizing (sync) pulses by frequency dividing and counting a high frequency clock signal.
  • the derived horizontal rate pulses of such a countdown circuit are locked to the horizontal rate sync information contained in the video signal by phase locked loop circuitry.
  • the vertical rate sync information will occur at a predetermined ratio with respect to the horizontal rate sync information.
  • the vertical rate sync information of the video signal is found to occur at a "standard" ratio with respect to the horizontal rate sync information, synchronization of the vertical deflection circuitry will be accomplished via the internally generated sync pulses. If the video signal vertical rate sync information does not occur at the standard ratio, direct synchronization of the vertical deflection circuit by the video signal vertical rate sync information may be provided. This direct synchronization of the vertical deflection circuitry is appropriate for truly non-standard signal sources, such as a VCR operating in a fast search or slow motion mode, for example.
  • Personal computers and video game circuitry may provide video signals that produce a noninterlaced scan in which the horizontal-to-vertical sync information ratio is fixed but does not occur at the ratio attributed to a designated standard signal source such as a broadcast signal.
  • a designated standard signal source such as a broadcast signal.
  • direct synchronization of the vertical deflection circuitry by the vertical rate sync information of the video signal will occur.
  • the circuitry incorporated in personal computers and, in particular, video game apparatus may lack the sophistication of those circuits found in conventional television receivers, for example.
  • the sync signal may comprise poorly formed pulses which can cause erratic triggering and synchronization of the deflection circuits to occur. Vertical jitter of the displayed video image may result. It would be desirable in such a situation to cause the deflection circuitry to operate in the standard or countdown mode, rather than the nonstandard or direct synchronization mode.
  • a deflection circuit for a video apparatus comprises deflection output circuitry responsive to a signal at an input for producing deflection current, a source of first field rate pulses associated with a video signal, and a source of signals having a first frequency.
  • Circuitry frequency divides the first frequency signal to provide line rate representative pulses having a predetermined number in each field rate interval.
  • the circuitry also provides second field rate pulses having a predetermined numerical relationship with the line rate representative pulses.
  • a circuit is responsive to the presence of a plurality of identifiable ones of a number of line rate representative pulses for applying the second field rate pulses to the input of the deflection output circuitry and for applying a signal representative of the first field rate pulses to the input of the deflection output circuitry in the absence of the identifiable ones of the line rate representative pulses.
  • FIGURE is a block and schematic diagram of a portion of a video apparatus incorporating deflection circuitry embodying with the present invention.
  • a video apparatus illustratively receives a video signal either in modulated form via an antenna 10, or as a direct video signal from a video cassette recorder, for example, via an input terminal 11.
  • the signal received by antenna 10 is applied to tuner and intermediate frequency (IF) circuitry 12, which generates an output signal that is applied to chrominance and luminance processing circuitry 13.
  • IF intermediate frequency
  • the direct video signal received via input terminal 11 is also applied to chrominance and luminance processing circuitry 13.
  • Chrominance and luminance processing circuitry 13 produces drive signals for the electron gun assembly 14 of a cathode ray tube (CRT) 15 via a conductor 16.
  • Electron gun assembly 14 produces one or more electron beams 17 which are made to impinge upon a phosphor display screen 20 located on the front panel of CRT 15.
  • Chrominance and luminance processing circuitry 13 also produces a composite synchronizing signal, derived from the video signal, that is applied to a synchronizing (sync) pulse separator 21.
  • Sync pulse separator 21 provides line rate, or horizontal, sync pulses on a conductor HS and field rate, or vertical, sync pulses on a conductor VS.
  • the horizontal sync pulses on conductor HS are applied via a terminal 22 to deflection processing circuitry 23, which is illustratively shown by a dashed line as being incorporated as part of an integrated circuit.
  • Deflection processing circuitry 23 incorporates an oscillator 24, having a free running frequency illustratively of the order of sixteen times the horizontal deflection rate.
  • the high frequency signal from oscillator 24 is frequency divided by a counter 25 to provide horizontal rate pulses which are applied to horizontal driver circuit 26 via an interface terminal 27.
  • the horizontal rate pulses from counter 25 are also applied to horizontal automatic frequency control (AFC) circuit 30.
  • AFC circuit 30 controls oscillator 24 in response to the comparison of the horizontal rate pulses from counter 25 and horizontal sync pulses received from sync separator 21 via terminal 22.
  • horizontal driver circuit 26 is applied to horizontal output and high voltage generating circuit 31, which may illustratively be of conventional design, such as a resonant retrace circuit, for example.
  • Circuit 31 produces a horizontal rate deflection circuit via terminals H and H′ in a horizontal deflection winding 32 located on the neck of CRT 15.
  • the deflection current flow in winding 32 generates an electromagnetic deflection field that deflects or scans electron beam 17 at a line rate across phosphor display screen 20 of CRT 15.
  • Circuit 31 also produces a high voltage or ultor potential that is applied to CRT 15 via a terminal 33 in order to provide an accelerating potential for electron beam 17.
  • a broadcast encoded video signal comprises a predetermined number of horizontal deflection or scan lines in each vertical deflection field.
  • deflection processing circuitry 23 can provide synchronization of the field or vertical deflection circuitry via a frequency division or countdown mode in which an internally generated reset or sync signal is applied to the vertical deflection circuitry.
  • the video signal must meet certain criteria in order for the deflection processing circuitry 23 to operate in the previously described standard or countdown mode.
  • the deflection processing circuitry 23 will operate in a nonstandard or direct sync mode, in which the vertical sync pulses from sync separator 21 are utilized to provide direct synchronization of the vertical deflection circuitry.
  • the vertical sync pulses on conductor VS are applied to a pulse generator 34 of deflection processing circuitry 23 via an interface terminal 35.
  • Pulse generator 34 which may comprise a flip-flop, produces a narrow pulse indicative of the presence of the vertical sync pulse.
  • the output of pulse generator 34 is applied to window generator 36.
  • the window interval of window generator 36 is determined by pulse counts provided from counter 25.
  • Counter 25 illustratively produces pulse counts at twice the horizontal deflection rate. Therefore, a standard NTSC vertical field having 262.5 horizontal scan lines will comprise 525 pulse counts.
  • the vertical sync pulse for a standard NTSC field will therefore be coincident with the 525th pulse count from counter 25.
  • Window generator 36 is illustratively enabled or opened to respond to the presence of the vertical sync representative pulses from pulse generator 34 by pulse count 465 from counter 25, illustratively provided on conductor 41, and to become disabled or closed by pulse count 593 from counter 25 on conductor 42.
  • the window interval of window generator 36 is chosen to be of sufficient duration to encompass vertical sync pulses from VCRs operating in special effects modes.
  • Pulse generator 34 is configured to produce pulses having durations of approximately one pulse count. The actual pulse count values provided by counter 25 are given for illustrative purposes only.
  • Window generator 36 produces an output pulse, which is applied to logic gates 37 and 40, that is coincident with the presence of a vertical sync pulse if the vertical sync pulse occurs within the window interval. If the vertical sync pulse does not occur within the window interval, window generator 36 will produce a default pulse occurring coincident to the window disabling or closure pulse count, in this example, pulse count 593.
  • deflection processing circuitry 23 In order to provide stable synchronization of the vertical or field rate deflection circuitry, and eliminate the need for a vertical hold control, for example, it is desirable to operate deflection processing circuitry 23 in a countdown or standard mode by utilizing the known line per field relationship of the standard broadcast signal. Operation in the countdown mode requires continuing detection of the vertical sync pulse occurrence at the desired horizontal line relationship, which may be accomplished by detection of the vertical sync pulse occurrence at a particular pulse count from counter 25.
  • Some signal sources such as personal computers or video games, for example, provide a noninterlaced video signal that has a fixed relationship of horizontal lines per vertical field, but the relationship may not precisely correspond to the standard broadcast ratio, with the result that deflection processing circuitry 23 would ordinarily operate in the direct synchronization mode. If the synchronizing signal is noisy or not precisely formed, as may occur with video games, for example, direct synchronization of the vertical deflection circuitry may reuslt in unpredictable synchronization, causing jitter in the displayed image.
  • deflection processing circuitry 23 incorporates a coincidence or sync ratio acceptance window generator 43.
  • Coincidence window generator 43 is enabled or generates a signal for a plurality of pulse counts from counter 25.
  • the enabling interval of coincidence window generator 43 is sufficient to detect the presence of vertical sync pulses corresponding to a range of line-per-field ratios in order to permit deflection processing circuitry 23 to operate in a standard or countdown mode even with certain nonstandard video signal sources that provide noninterlaced video signals.
  • coincidence window generator 43 is enabled by a 524 pulse count from counter 25 on conductor 44, and disabled by pulse count 526 on conductor 45.
  • Coincidence window generator produces an output signal that is applied to gates 37 and 40 during the coincidence window enabling interval.
  • Gates 37 and 40 which may comprise conventional logic elements and be implemented in accordance with the integration topology of deflection processing circuitry 23, also receive an input from a mode switch 46 indicative of the present operating mode (countdown or direct synchronization) of deflection processing circuitry 23.
  • Gate 37 produces an output signal that resets both counter 25 and the vertical current ramp generator of vertical deflection circuit 47, which acts to synchronize the operation of vertical deflection circuit 47.
  • Circuit 47 produces vertical deflection current via terminals V and V′ in a vertical deflection winding 50 located on the neck of CRT 15. Winding 50 generates an electromagnetic deflectionfield that provides field rate deflection of electron beam 17 across display screen 20.
  • the output pulse of gate 37 is produced, and hence synchronization of vertical deflection circuit 47 is achieved as follows:
  • the logic of gate 37 is configured such that when deflection processing circuit 23 is operating in the countdown or standard mode, the output pulse of gate 37 is produced coincident with the predictable stable enabling of coincidence window generator 43.
  • the gate 37 output pulse is produced coincident with the occurrence of vertical sync within the enabling window of window generator 36, or if sync fails to occur, coincident with the window disabling or closing pulse count.
  • Gate 40 forms a portion of a circuit, incorporating mode switch 46, that monitors the operation of deflection processing circuit 23 in order to select the proper operating mode.
  • the output of gate 40 is determined as follows: when circuit 23 is operating in the standard or countdown mode and the occurrence of vertical sync, as received from window generator 36, coincides with the enabling interval of coincidence window generator 43, gate 40 produces an output pulse which is applied to and resets a vertical field counter 51.
  • Vertical field counter 51 is incremented by vertical blanking pulses provided by vertical deflection circuit 47. Resetting of vertical field counter 51 acts to maintain the current operating mode of deflection processing circuit 23.
  • the enabling interval of coincidence window generator 43 is chosen to encompass the occurrence of vertical sync pulses from certain nonstandard signal sources that produce noninterlaced signals and/or signals that do not precisely conform to broadcast line-per-field ratio, thereby permitting the advantageous operation of deflection processing circuit 23 in the standard or countdown mode even when nonstandard signal sources are used.
  • gate 40 is inhibited from producing an output pulse.
  • counter 51 will produce an output signal on a conductor 53.
  • Mode switch 46 will then produce a signal indicative of a standard or countdown operating mode, which will cause gates 37 and 40 to switch to standard mode.
  • the deflection processing circuit 23 has been described with reference to NTSC broadcast standard line per field ratios. It is of course apparent that this circuitry may be operated at other line per field ratios or with other video signal standards.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)
  • Synchronizing For Television (AREA)
EP88303871A 1987-04-30 1988-04-28 Circuit de déflection pour source de signal non standard Expired - Lifetime EP0289322B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/044,527 US4868659A (en) 1987-04-30 1987-04-30 Deflection circuit for non-standard signal source
US44527 1998-03-19

Publications (3)

Publication Number Publication Date
EP0289322A2 true EP0289322A2 (fr) 1988-11-02
EP0289322A3 EP0289322A3 (fr) 1991-07-17
EP0289322B1 EP0289322B1 (fr) 1994-12-21

Family

ID=21932887

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88303871A Expired - Lifetime EP0289322B1 (fr) 1987-04-30 1988-04-28 Circuit de déflection pour source de signal non standard

Country Status (9)

Country Link
US (1) US4868659A (fr)
EP (1) EP0289322B1 (fr)
JP (1) JP2963459B2 (fr)
KR (1) KR0137037B1 (fr)
CN (1) CN1012780B (fr)
CA (1) CA1286026C (fr)
DE (1) DE3852515T2 (fr)
ES (1) ES2065335T3 (fr)
FI (1) FI88662C (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0519612A1 (fr) * 1991-05-28 1992-12-23 Sony Corporation Circuit de traitement de synchronisation verticale
WO1994001965A1 (fr) * 1992-07-03 1994-01-20 British Broadcasting Corporation Generateur de signaux de synchronisation

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2801611B2 (ja) * 1988-09-29 1998-09-21 株式会社東芝 垂直同期回路
JP2805859B2 (ja) * 1989-07-06 1998-09-30 キヤノン株式会社 静止画像再生装置
JPH04243379A (ja) * 1991-01-17 1992-08-31 Matsushita Electric Ind Co Ltd Ｐｌｌ回路
GB9118425D0 (en) * 1991-08-28 1991-10-16 Rca Thomson Licensing Corp Adapting horizontal scan to picture format
US5502502A (en) * 1995-03-06 1996-03-26 Honeywell Inc. PLL-based method and apparatus for generating video drive signals from various sync formats
JP3814811B2 (ja) * 1996-10-02 2006-08-30 ソニー株式会社 再生装置および再生方法
WO1999012344A1 (fr) * 1997-08-29 1999-03-11 Matsushita Electric Industrial Co., Ltd. Generateur de signal de synchronisation
KR100747499B1 (ko) 2005-07-26 2007-08-08 삼성전자주식회사 영상처리장치 및 영상처리방법

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4063288A (en) * 1976-06-09 1977-12-13 Gte Sylvania Incorporated Vertical synchronizing circuit
US4228461A (en) * 1979-05-25 1980-10-14 Zenith Radio Corporation Vertical synchronization system
EP0069863A1 (fr) * 1981-07-11 1983-01-19 Deutsche Thomson-Brandt GmbH Circuit pour engendrer un signal de commande destiné à l'étage de sortie de trames d'un récepteur de télévision
FR2535562A1 (fr) * 1982-10-27 1984-05-04 Radiotechnique Procede et circuit pour engendrer un signal de synchronisation de trame dans un recepteur d'images

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3688037A (en) * 1970-09-30 1972-08-29 Rca Corp Synchronizing system
US3751588A (en) * 1972-06-02 1973-08-07 Gte Sylvania Inc Vertical synchronizing circuitry
US3916102A (en) * 1972-08-22 1975-10-28 Zenith Radio Corp Synchronous/asynchronous phase lock circuit for a digital vertical sync system
NL163694C (nl) * 1972-11-24 1980-09-15 Philips Nv Schakeling voor het opwekken van een stuursignaal voor de rasteruitgangstrap in een televisie-ontvanger, alsmede televisie-ontvanger, daarvan voorzien.
US3878336A (en) * 1973-10-18 1975-04-15 Rca Corp Digital synchronizing system
US3899635A (en) * 1974-01-30 1975-08-12 Rca Corp Dual mode deflection synchronizing system
US4025951A (en) * 1976-06-09 1977-05-24 Gte Sylvania Incorporated Vertical synchronizing circuit having adjustable sync pulse window
US4231064A (en) * 1978-05-18 1980-10-28 Victor Company Of Japan Ltd. Vertical synchronization circuit for a cathode-ray tube
US4298890A (en) * 1980-04-21 1981-11-03 Zenith Radio Corporation Digital vertical synchronization system for a television receiver
DE3110890C2 (de) * 1981-03-20 1983-04-14 Philips Patentverwaltung Gmbh, 2000 Hamburg Schaltungsanordnung für die Vertikalablenkung in einem Fernsehgerät
JPS5811834A (ja) * 1981-07-16 1983-01-22 Fujitsu Ltd 溶液濃度測定装置
JPS6147027A (ja) * 1984-08-10 1986-03-07 松下電器産業株式会社 連動プツシユスイツチ
US4605965A (en) * 1985-05-06 1986-08-12 Motorola, Inc. Universal vertical countdown and method for video display

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4063288A (en) * 1976-06-09 1977-12-13 Gte Sylvania Incorporated Vertical synchronizing circuit
US4228461A (en) * 1979-05-25 1980-10-14 Zenith Radio Corporation Vertical synchronization system
EP0069863A1 (fr) * 1981-07-11 1983-01-19 Deutsche Thomson-Brandt GmbH Circuit pour engendrer un signal de commande destiné à l'étage de sortie de trames d'un récepteur de télévision
FR2535562A1 (fr) * 1982-10-27 1984-05-04 Radiotechnique Procede et circuit pour engendrer un signal de synchronisation de trame dans un recepteur d'images

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE TRANS. CONSUM. ELECTR., vol. CE-23, no. 3, August 1977, pages 311-325; S. COX et al.: "Digital vertical sync system" *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0519612A1 (fr) * 1991-05-28 1992-12-23 Sony Corporation Circuit de traitement de synchronisation verticale
US5291287A (en) * 1991-05-28 1994-03-01 Sony Corporation Vertical synchronization processing circuit
WO1994001965A1 (fr) * 1992-07-03 1994-01-20 British Broadcasting Corporation Generateur de signaux de synchronisation
US5495294A (en) * 1992-07-03 1996-02-27 British Broadcasting Corporation Synchronising signal generator

Also Published As

Publication number Publication date
FI881932A (fi) 1988-10-31
FI88662C (fi) 1993-06-10
EP0289322A3 (fr) 1991-07-17
FI88662B (fi) 1993-02-26
JPS63286070A (ja) 1988-11-22
EP0289322B1 (fr) 1994-12-21
CA1286026C (fr) 1991-07-09
FI881932A0 (fi) 1988-04-25
CN88102682A (zh) 1988-11-09
KR880013368A (ko) 1988-11-30
JP2963459B2 (ja) 1999-10-18
DE3852515D1 (de) 1995-02-02
US4868659A (en) 1989-09-19
KR0137037B1 (en) 1998-04-28
DE3852515T2 (de) 1995-05-04
CN1012780B (zh) 1991-06-05
ES2065335T3 (es) 1995-02-16

Similar Documents

Publication Publication Date Title
US4760455A (en) Picture output device
EP0406524B1 (fr) Affichage sur l'écran multistandard dans un récepteur de télévison
US4253116A (en) Television synchronizing system operable from nonstandard signals
EP0289322B1 (fr) Circuit de déflection pour source de signal non standard
EP0297847B1 (fr) Dispositif de synchronisation pour télévision
US4709267A (en) Synchronizing circuit with improved interlace arrangement
US4761587A (en) Multiple frequency horizontal oscillator for video apparatus
EP0553910A1 (fr) Récepteur de télévision
US4245251A (en) AFPC Phase detector with no output from alternate sync pulses
US3906155A (en) Circuit arrangement for generating a control signal for the field output stage in a television receiver
US4251833A (en) Television horizontal AFPC with phase detector driven at twice the horizontal frequency
US4250525A (en) Television horizontal AFPC with phase detector driven at twice the horizontal frequency
US4510527A (en) Horizontal deflection phasing arrangement
US4745477A (en) Antijitter arrangement for synchronizing pulse separator
CA1210855A (fr) Entree de syunchronisation pour affichage numerique sur ecran de recepteur de television
JPH09168106A (ja) テレビジョン受像機
US3582544A (en) Test signal generator for producing test patterns for a television receiver
US4581630A (en) Constant width burst gate keying pulse generator
GB2050730A (en) Television horizontal oscillator synchronizing phase detector
US3795767A (en) High voltage protection circuit
US4797771A (en) Television fault detection and protection apparatus
PL169140B1 (pl) Urzadzenie telewizyjne z ukladem wyswietlania znaków alfanumerycznych i/lub obrazówgraficznych na ekranie kineskopu PL PL PL
KR100518946B1 (ko) 클램프 펄스 생성 시스템 및 비디오 디스플레이
KR100211464B1 (ko) 텔레비전 수상기의 화면비 자동조정시스템
JPH07114476B2 (ja) テレビジョン受信機

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE ES FR GB IT SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE ES FR GB IT SE

17P Request for examination filed

Effective date: 19911216

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: RCA THOMSON LICENSING CORPORATION

17Q First examination report despatched

Effective date: 19930908

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IT SE

EAL Se: european patent in force in sweden

Ref document number: 88303871.3

REF Corresponds to:

Ref document number: 3852515

Country of ref document: DE

Date of ref document: 19950202

ITF It: translation for a ep patent filed

Owner name: ING. C. GREGORJ S.P.A.

ET Fr: translation filed
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2065335

Country of ref document: ES

Kind code of ref document: T3

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20020311

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 20030228

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20030407

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030429

EUG Se: european patent has lapsed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040429

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20050418

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20050425

Year of fee payment: 18

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20040429

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20060303

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20060430

Year of fee payment: 19

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20061101

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20061230

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070428

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070428

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060502

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070428