EP0286412B1 - Gerät zur Aufzeichnung und/oder Wiedergabe digitaler Daten - Google Patents

Gerät zur Aufzeichnung und/oder Wiedergabe digitaler Daten Download PDF

Info

Publication number
EP0286412B1
EP0286412B1 EP88303134A EP88303134A EP0286412B1 EP 0286412 B1 EP0286412 B1 EP 0286412B1 EP 88303134 A EP88303134 A EP 88303134A EP 88303134 A EP88303134 A EP 88303134A EP 0286412 B1 EP0286412 B1 EP 0286412B1
Authority
EP
European Patent Office
Prior art keywords
data
recorded
recording
signal
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP88303134A
Other languages
English (en)
French (fr)
Other versions
EP0286412A2 (de
EP0286412A3 (en
Inventor
Kentaro C/O Patent Division Odaka
Shinya C/O Patent Division Ozaki
Masaki C/O Patent Division Yamada
Hiroshi C/O Patent Division Ishibashi
Yoshizumi C/O Patent Division Inazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP8538887A external-priority patent/JP2576497B2/ja
Priority claimed from JP14817487A external-priority patent/JP2576509B2/ja
Priority claimed from JP15834687A external-priority patent/JP2576511B2/ja
Priority claimed from JP62158885A external-priority patent/JPS644981A/ja
Application filed by Sony Corp filed Critical Sony Corp
Priority to AT88303134T priority Critical patent/ATE82428T1/de
Publication of EP0286412A2 publication Critical patent/EP0286412A2/de
Publication of EP0286412A3 publication Critical patent/EP0286412A3/en
Application granted granted Critical
Publication of EP0286412B1 publication Critical patent/EP0286412B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1806—Pulse code modulation systems for audio signals
    • G11B20/1809—Pulse code modulation systems for audio signals by interleaving
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B20/1201—Formatting, e.g. arrangement of data block or words on the record carriers on tapes
    • G11B20/1207—Formatting, e.g. arrangement of data block or words on the record carriers on tapes with transverse tracks only
    • G11B20/1209—Formatting, e.g. arrangement of data block or words on the record carriers on tapes with transverse tracks only for discontinuous data, e.g. digital information signals, computer programme data
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/02—Editing, e.g. varying the order of information signals recorded on, or reproduced from, record carriers
    • G11B27/031—Electronic editing of digitised analogue information signals, e.g. audio or video signals
    • G11B27/036—Insert-editing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G11B27/3063—Subcodes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B20/1201—Formatting, e.g. arrangement of data block or words on the record carriers on tapes
    • G11B20/1211—Formatting, e.g. arrangement of data block or words on the record carriers on tapes with different data track configurations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/20—Disc-shaped record carriers
    • G11B2220/21—Disc-shaped record carriers characterised in that the disc is of read-only, rewritable, or recordable type
    • G11B2220/215—Recordable discs
    • G11B2220/216—Rewritable discs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/90—Tape-like record carriers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/90—Tape-like record carriers
    • G11B2220/91—Helical scan format, wherein tracks are slightly tilted with respect to tape direction, e.g. VHS, DAT, DVC, AIT or exabyte
    • G11B2220/913—Digital audio tape [DAT] format

Definitions

  • This invention relates to apparatus for recording and/or reproducing digital data. More particularly, but not exclusively, the invention relates to a rotary head type digital audio tape recorder (R-DAT or DAT) when used for recording data from a computer or the like.
  • R-DAT rotary head type digital audio tape recorder
  • the data are sometimes transferred to a so-called data streamer (or data recorder) and are thereby recorded (or backed up) on other recording media once per day.
  • a data streamer is what might be called an analogue audio tape recorder.
  • Such a recorder consumes a large quantity of tape.
  • such a data streamer has a low data rate upon recording, so that it takes a long time to transfer and record the data.
  • a DAT digital audio tape recorder
  • ES Review pages 11 to 14, published December 1985 by Sony Corporation, Shibaura Plant: ISSN 0389-7737. Since this DAT is designed to record and/or reproduce a digital signal, that is a digitized audio signal, it is very suitable for recording the aforesaid data.
  • the width of the DAT recording head is generally larger than the track pitch, so that a portion of the preceding track is erased by the current track, and data is recorded in partially superimposed tracks without a guard band between adjacent tracks. This will cause a problem, for example, when a portion of recorded data is to be reproduced, edited and recorded again. Thus, the reproducing and editing operations can easily be effected, but it is difficult to record the edited data again.
  • the data signals recorded by the DAT include an error correcting code such as a Reed-Solomon code. Furthermore, because the DAT is intended to record audio signals, that is a more or less continuous analogue signal, the data errors can be easily compensated for by interpolation techniques, such as previous value holding, even if the error cannot be corrected by the error correcting code.
  • an apparatus for recording digital data on a recording medium comprising: recording means for recording an inputted digital signal in one frame, which is made up of two oblique tracks formed by rotary heads; characterized by: control means for dividing said digital data into predetermined frame portions, for generating an additional signal made up of at least one track, inserting this additional signal inbetween said frame portions and supplying the divided digital data together with the additional signal to said recording means.
  • the data recorder includes a digital audio tape recorder (DAT) 1.
  • the DAT 1 has a rotary head drum 11, and a magnetic tape 12 is wrapped around the peripheral surface of the head drum 11, over an angular range of about 90° of head travel, and is transported past the head drum 11 by a tape transport mechanism 19.
  • Two rotary heads A and B are mounted in the head drum 11, and two oblique tracks are recorded and/or produced by the heads A and B once per revolution of the head drum 11 as shown more clearly in Figure 2.
  • Incoming digital data is supplied to an input and output (I/O) circuit 13 of the DAT 1.
  • the digital data from the I/O circuit 13 is supplied to a digital signal processor 14, in which it is converted into the DAT format.
  • the digital signal converted in accordance with the DAT format is supplied through a recording amplifier 15 and a recording side contact R of a recording/reproducing change-over switch 16 to the heads A and B, and is thereby recorded on the tape 12.
  • the reproduced signal is supplied through a reproducing side contact P of the switch 16 and a playback amplifier 17 to the signal processor 14, in which the reproduced signal is reconverted into the digital data and then supplied through the I/O circuit 13 to the outside.
  • An incoming control signal is also supplied to a system control circuit 18 of the DAT 1.
  • the head drum 11 is controlled to rotate, the tape transport mechanism 19 to run the tape 12, and the switch 16 to change in position.
  • the signal from the control circuit 18 is supplied to the signal processor 14 which then produces a sub-code signal or the like which will be described later.
  • the signal extracted by the signal processor 14 is supplied to the control circuit 18, whereby tracking control is effected, and a part of this signal is fed to the outside.
  • this DAT 1 by connecting a digital-to-analogue (D/A)/analogue-to-digital (A/D) converting circuit to the output of the I/O circuit 13 and a predetermined control apparatus to the output of the control circuit 18, it is possible to record and/or reproduce, for example, an analogue audio signal.
  • D/A digital-to-analogue
  • A/D analog-to-digital
  • an interface bus 3 is connected through a controller 2 as an external apparatus to the DAT 1.
  • the bus 3 may be of the type which conforms, for example, to the SCSI (small computer system interface) standard (See NIKKEI ELECTRONICS, pages 102 to 107, published by Nihon Keizai Shinbunsha on 6 October 1986).
  • a host computer 5 and a hard disc drive (HDD) 6 are connected to the bus 3 through a host adaptor 4.
  • a protocol control circuit 21 is connected to the bus 3.
  • the data and the control signals are interchanged between a microcomputer 22 which controls the operation of the controller 2, a memory control or dynamic memory access (DMA) circuit 23 and the bus 3.
  • the microcomputer 22 not only controls the operation of the controller 2, but also detects the address of the DMA circuit 23 and controls the operation of the DMA circuit 23.
  • data is interchanged between a buffer memory 24 and the interface bus 3 through the DMA circuit 23. Further, data is interchanged between the buffer memory 24 and the signal processor 14 in the DAT 1 via I/O circuits 25 and 13.
  • the control signal is interchanged between the microcomputer 22 and the control circuit 18.
  • data written in the HDD 6 is supplied through the bus 3 to the controller 2 in response to the transfer request from the controller 2 during recording, and is then written in the buffer memory 24 through the DMA circuit 23.
  • the data written in the buffer memory 24 is read out through the I/O circuit 25, and then fed to the DAT 1.
  • the data inputted to the I/O circuit 13 is regarded as being equivalent to that derived from the A/D converting circuit when an audio signal is recorded.
  • this data is converted to a predetermined DAT format by the signal processor 14, and is thereby recorded on the tape 12 by the heads A and B.
  • the signal reproduced from the tape 12 by the heads A and B is reconverted by the signal processor 14, and thereby data corresponding to the audio signal is produced.
  • This data is supplied through the I/O circuit 13 to the controller 2.
  • the data written in the buffer memory 24 through the I/O circuit 25 is read out through the DMA circuit 23, and is then written in the HDD 6 through the bus 3.
  • the host computer 5 transmits data signals, for example, at a unit rate of 2 n (for example 512) bits to the DAT 1. Therefore, the data stored in the buffer memory 24 is supplied to the signal processor 14 such that an integral multiple of 2 n bits of data are recorded in one frame, which is made up of two oblique tracks formed during one rotation of the head drum 11 (see EP-A-0 272 130).
  • the reading of the buffer memory 24 is controlled, for example, such that one to several frame portions of meaningless data are recorded every time a predetermined number of frames of data are recorded on the tape 12.
  • FIG. 2 shows the entire data recorded at one time in the recording operation.
  • a plurality of frames of amble signals (shown as hatched tracks) are recorded from the beginning (the left side in Figure 2) of the tape, and subsequently n frames of data signals are recorded after the amble signals.
  • one frame of a meaningless dummy signal (shown as hatched tracks) is recorded after the n frames of data signals.
  • the n frames of data signals and one frame of dummy signal are repeatedly recorded.
  • the remaining m (m is less than n) frames of data signals are recorded, and a plurality of the amble signals are thereafter recorded.
  • Figure 3A shows in detail how the data signals are recorded between the dummy signals, wherein a period for recording n frames of data signals is provided after one frame of dummy signals (shown hatched) recorded by the heads A and B of the head drum 22, and another frame of dummy signals is provided after the data signal recording period.
  • the desired data signals between the two dummy signal recording periods are extracted by the use of a timing signal such as, for example, a signal which is indicative of the frame number, or the like, contained in the data signal during reproduction.
  • the data signals recorded between the dummy signal frames can be arbitrarily re-recorded, so that editing, modification and so on of the recorded data signal can easily be carried out.
  • the number n of frames of data signals to be recorded between the dummy signal frames may be determined from the number of tracks to be recorded. Apart from this, when the data signals are repeatedly recorded upon the occurrence of recording errors, for example, as we have previously proposed in Japanese Patent Application No. 62/4434, the number n may be selected to be a substantial number of frames which have been recorded.
  • one frame of dummy signals is sufficient. However, if there is a fear that errors may be increased during re-recording while the data signals are repeatedly recorded as described above, a plurality of frames of dummy signals may be provided, taken in consideration of the above increased amount.
  • the number of tracks maximally required to record substantially n frames of data signals is calculated from an assumed error occurring ratio or the like based on the recording medium, and then the number of tracks between the dummy frames may be set as this number.
  • This method allows the recording position of the dummy signals always to be constant on the recording medium. Therefore, by determining the frame period in which the amble signals are recorded to be a period which is detectable by a high speed search operation or the like, a desired recording portion can be taken out from the tape on the basis of its distance after the detection.
  • the controller 2 of Figure 4 is provided with the protocol control circuit 21 which is connected to the bus 3.
  • the microcomputer 22 for controlling operations of the controller 2 and the DMA 23 communicate data and control signals with the bus 3 through the protocol control circuit 21.
  • the microcomputer 22 detects conditions of the DMA 23 and controls its operations, while the buffer memory 24 communicates with the bus 3 through the DMA 23.
  • the buffer memory 24 is provided with an error correcting code (ECC) generating circuit 26 which generates an error correcting code for the data which is stored in the buffer memory 24.
  • ECC error correcting code
  • This ECC is also stored in a predetermined area of the buffer memory 24.
  • the buffer memory 24 communicates with the processor 14 of the DAT 1 through the I/O circuits 13 and 25. Also, the microcomputer 22 communicates with the system control circuit 18 of the DAT 1 as in the embodiment of Figure 1.
  • the data stored in the HDD 6 is supplied to the controller 2 through the bus 3 in response to a transmission request made by the controller 2, and is stored in the buffer memory 24 through the DMA 23 upon recording.
  • the ECC generating circuit 26, under the control of the microcomputer 22, generates the ECC for the data stored in the buffer memory 24.
  • the data including the ECC is next read out of the buffer memory 24 and supplied to the DAT 1 through the I/O circuit 25.
  • the data supplied to the I/O circuit 13 is processed by the signal processor 14 in the same manner as audio data from an A/D converter, and is converted to the predetermined DAT format and is then recorded on the tape 12 by the heads A and B.
  • the DAT format is such that 5760 bytes of original data can be recorded in one frame, which is made up of two oblique tracks formed by one rotation of the head drum 11. For the case in which one unit is formed of twelve frames, eleven frames are each used to record 5760 bytes of data therein, while the remaining one frame is used to record only 2176 bytes of data. The remaining bytes are of invalid data. In this manner, 65536 bytes (64 Kbytes) can be recorded in the above-mentioned one unit (twelve frames).
  • the ECC generating circuit 26 When 64 Kbytes of data have been stored in the buffer memory 24, the ECC generating circuit 26 generates the ECC. For this ECC, a Reed-Solomon code is employed. The twelve frames of data are provided, for example, with a two-frame portion of the ECC. The generated ECC is stored in a predetermined area of the buffer memory 24.
  • the buffer memory 24 is controlled by the microcomputer 22 in such a manner that first one frame portion of the ECC, then twelve frame portions of data signals, and finally one frame portion of the ECC are read out of the buffer memory 24 to the I/O devices 25 and 13, and are recorded by the heads A and B.
  • a recording pattern made on the tape 12 is as shown in Figure 5A, wherein one frame of the ECC signal is located ahead of twelve subsequent frames of data signals (a part of which is omitted in the drawing) and another frame of the ECC signal, which are respectively recorded by the heads A and B mounted on the head drum 11.
  • the desired data signals located between the ECC frames are taken out by the use of a timing signal such as a signal indicative of the frame number or the like contained in the data signals.
  • the data signals are to be re-recorded again after processing, such as editing, has been effected thereon, under the condition that the head drum 11 is servo-controlled by, for example, a rotating phase servo, from a tape location before where the data signals which are to be re-recorded are recorded.
  • the latter half of the ECC signal in the ECC frames originally recorded by the head B is first recorded, twelve frames of the data signals are next recorded, and only the ECC signal originally recorded by the head A is recorded as shown in Figure 5B. Then, the re-recording is ended.
  • the second embodiment allows arbitrary recording of the data signals located between the ECC frames, so that editing, modifying and so on can easily be carried out on the recorded data signals.
  • the entire block of the data signals between the ECC frames may be repeatedly recorded. Since the data signals are divided into sufficiently small blocks by the ECC frames, it is easy to record the data signal block repeatedly.
  • the value k should be replaced by k-1 upon the first re-recording.
  • an identification (ID) code indicative of the number of re-recording may be inserted, for example, in each frame, so as to prevent erroneous detection of an ECC frame which remains unerased in the preceding re-recording.
  • ID code it is possible to ignore frames except for the frame that has the same value as the number of the re-recording.
  • the second embodiment it is possible to provide a sufficient number of ECC frames, such that the ECCs are recorded in all of the provided ECC frames for a high grade apparatus, or the ECCs are recorded only in a portion of the ECC frames and meaningless data is recorded in the remaining portion for a low grade apparatus.
  • the ECC frames are also recorded upon re-recording, so that necessary data signals can be re-recorded smoothly without being destroyed, thereby to provide a satisfactory data recorded which employs a DAT.
  • the DAT format is, as shown in Figure 6, such that data is interleaved in one frame which is made up of two oblique tracks formed by one rotation of the drum 11, in a manner such that even numbered data of the left channel is recorded in the former half of one track (plus azimuth) of one frame, and odd-numbered data of the right channel is recorded in the latter half of the same track, while even-numbered data of the right channel is recorded in the former half of the other track (minus azimuth) of the same frame and odd-numbered data of the left channel is recorded in the latter half of the same track.
  • Reference letter "C" in the centre of each track in Figure 6 represents the ECC added to each track by the DAT 1.
  • An error correcting code generating matrix is arranged for the data sequence, for example, as follows:
  • a syndrome generating circuit is formed for the matrix thus generated, for example, as shown in Figure 7. Specifically, a data signal fed to a terminal 31 on the left of the drawing is supplied to adder circuits 32a to 32d. The output signals from the adder circuits 32a to 32d are respectively supplied to syndrome registers 34a to 34d directly and through coefficient circuits 33b to 33d respectively having coefficients of ⁇ , ⁇ 2 and ⁇ 3. The signals from the syndrome registers 34a to 34d are respectively fed back to the adder circuits 32a to 32d. Thus, syndromes are generated in the registers 34a to 34d by the feedback which are effected every time the data signal is supplied to the adder circuits 32a to 32d.
  • the syndromes are generated from the registers 34a to 34d.
  • the syndromes thus generated are supplied to a calculating circuit 35, which corresponds to the parity section of the above matrix, to generate a 4-symbol ECC.
  • the registers 34a to 34d respectively generate the syndromes equivalent to the fact that zero is supplied to all the elements of the syndromes located on the left side from the point the calculation based on the data sequence has been effected.
  • the registers 34a to 34d are made inoperative, and the respective contents thereof are supplied to the calculating circuit 35, thereby to generate the ECC, for the data which has been supplied to the syndrome generating circuit up to that time.
  • the ECC can be smoothly generated and added to an arbitrarily variable length of data sequence.
  • the above-mentioned syndrome generating circuit is realized in practice by software of a microcomputer or the like.
  • the required hardware is solely memory areas corresponding to the syndrome registers 34a to 34d, so that the apparatus can be realized by a simple construction. That is, the memory capacity of each of the registers 34a to 34d is four times the data amount for one track, so that it will be understood that the syndrome generating circuit can be easily constructed with an extremely small memory capacity, and a properly programmed microcomputer.
  • the program starts at step SP1 and the data signal is input at step SP2.
  • the input data signal is added to the stored data signal in memory M1 (within the buffer memory 24) and the added data signal is stored in memory area M2 of the buffer memory 24.
  • the input data signal is added to the stored data signal in the memory area M2.
  • the added data signal is multiplied by a coefficient ⁇ .
  • the multiplied data signal is stored in the memory area M2.
  • step SP5 the input data signal is added to the stored data signal in memory area M3 of the buffer memory 24, the added data signal is multiplied by a coefficient ⁇ 2.
  • the multiplied data signal is stored in the memory area M3.
  • the input data signal is added to the stored data signal in memory area M4 of the buffer memory 24.
  • the added data signal is multiplied by a coefficient ⁇ 3.
  • the multiplied data signal is stored in the memory area M4 at step SP6.
  • step SP7 it is determined whether or not the input data signal is finished. If the answer is no, the process returns to step SP2. If the answer is yes, the process goes to step SP8 where four ECCs are generated from the stored data signals in the memory areas M1, M2, M3 and M4 by matrix calculations. This ends the process.
  • the generated ECC is supplied to the DAT 1 subsequent to the data signals, so as smoothly to record an arbitrarily variable length of the data signals, thereby rendering it possible to provide a satisfactory data recorder using the DAT.
  • the generated 4-symbol ECC can be recorded in two frames (four tracks).
  • the ECC is assumed to be formed of two symbols, the following matrix, for example, may be used.
  • the data signals and the ECC are reproduced as shown in Figure 8A. If the DAT 1 detects that there is a frame whose error cannot be corrected as shown in Figure 8B, a condition where the data has been directly outputted at first is halted as shown in Figure 8C. However, at this time the data signals are continuously supplied to the syndrome generating circuit, so that the syndrome generating circuit generates data for correcting errors in the erroneous frame at the time the reproduction of the ECC has been terminated. From this condition, the DAT 1 is instructed to rewind the tape 12 as shown in Figure 8D. Then, as shown in Figure 8E the DAT 1 again starts the reproduction of the data signals from the beginning thereof, in which the error correcting data generated by the syndrome generating circuit is inserted for the detected erroneous frame, and then all the data signals are reproduced.
  • the data signals are reproduced as they are and outputted to the bus 3 without any other processing.
  • the above described processing is effected only when errors are found in the data frames, so that the data signals as a whole can be quite rapidly reproduced.
  • the above described error correction can be effected with only a small capacity of the memory area corresponding to the syndrome registers 34a to 34d by using the data signals again reproduced from the DAT 1, without the necessity of providing a large capacity buffer memory for storing all data in the data section of the foregoing matrix.
  • the error correction as described above requires, upon reproduction, detecting at least the frame number of the ECC, and discriminating whether the frame contains the data signals or the ECC. Therefore, a signal area is reserved in the DAT format for such detection and discrimination.
  • This DAT format in accordance with which the data signals are recorded on the tape 12, will be explained with reference to Figure 9.
  • one frame is made up of two tracks Ta and Tb formed by the heads A and B.
  • Each of the tracks Ta and Tb has a length corresponding to the rotation of each of the respective heads through an angle of 90° and is partitioned from its lower end (that is, from right to left in the figure) into 5.051° of a margin area, 0.918° of a preamble area for the phase locked loop (PLL) of the sub-code, 3.673° of a first sub-code, 0.459° of a postamble area, 1.378° of an interblock gap area, 2.296° of a tracking (ATF) signal area, 1.378° of an interblock gap area, 0.918° of a preamble area for the PLL of data, 58.776° of data area, 1.378° of an interblock gap area, 2.296° of an AFT signal area, 1.378° of an interblock gap area, 0.918° of a preamble area for the PLL of the sub-
  • PLL
  • Data fed to the DAT 1 at the I/O circuit 13 is supplied to the signal processor 14 which adds predetermined error detecting and correcting codes and so on to the data, and then inserts it into the data areas of the tracks Ta and Tb in accordance with a predetermined interleaving relationship.
  • the data area comprises an 8-bit synchronizing section at its starting portion and subsequently totals 16 bits of ID section formed of W1 and W2.
  • the ID section is divided into eight ID areas of two bits.
  • the first ID area (ID-0) is assigned to a format ID and is set to "01" for a data specification, for example.
  • the next ID area (ID-1) is assigned to a sub-category ID and is set to "00" for a computer peripheral device, for example.
  • the next ID area (ID-2) is assigned to a frame size ID and is set to "00" when the recording capacity of the frame is 5760 bytes and "01" when the recording capacity of the frame is 5292 bytes, for example.
  • the ID area (ID-3) is assigned to a track pitch ID and is set to "00" when the track pitch is 13.6 ⁇ m and "01" when the track pitch is 20.4 ⁇ m, for example.
  • the sub-code area also comprises an ID section formed of W1 and W2.
  • the first bit of W1 is assigned to a code indicative of validity (set to "1") or invalidity (set to "0") of data.
  • the next three bits of W1 are a code indicative of a location of an area including a frame. Specifically, this code is set to "000" when the area is located at a read-in area, that is, the beginning of a tape, "001" when in the data area, "010” when in a read-out area, that is, the end of a data recording area, "011” when at the end of the medium, that is, the end of the tape.
  • W1 is assigned to a code indicative of an ordinary frame (set to "0**0", an amble frame used for synchronization or the like (set to "0**1", a frame other than a file mark (set to "000*”), a first file mark (set to "001*”), a second file mark (set to "010*”), or a third file mark (set to "011*”).
  • W2 has its first bit set to "1”, the next three bits set to "000” which indicates that the following sub-code is a pack format, as will be later referred to, and the last four bits set to a value indicative of a block address.
  • a variety of determinations can be carried out by means of the above-mentioned information when the DAT is used as a data recorder.
  • the first and second sub-code areas respectively have a capacity capable of recording 2048 bits of data.
  • 2048 bits are divided into 64-bit packs, each of which is used to record therein information such as the time code of the recorded signal, and the recording date.
  • FIG 10 shows formats of the packs for the control operations. As is apparent from the tables in Figure 10, each pack of 64 bits is divided into eight words each comprising eight bits. The upper four bits of the top or first word of each pack is assigned to an ITEM area which, common to the recording format for audio signals, shows the contents of the pack by its four binary codes.
  • a total 20-bit area made up of the lower four bits of the first word and the second and third words of the first pack is assigned to a logical frame number (LFNO) area in which is recorded, for example, a binary-code combination indicative of the serial number of a valid frame from the head of the tape.
  • LFNO logical frame number
  • a total 16-bit area made up of the fourth and fifth words of the first pack is assigned to a save set number (SSNO) area in which is recorded, for example, a binary-code combination indicating how many times the back-up has been carried out from the initial use of the apparatus.
  • SSNO save set number
  • An area made up of the sixth and seventh words of the first pack is assigned to a file number (FNO) area in which is recorded a binary-code combination indicative of the serial number of a file within all the files of data backed up (saved) at one time.
  • FNO file number
  • the eighth word of the first pack is assigned to a parity for the first to seventh words.
  • a total 20-bit area made up of the lower four bits of the first word and the second and third words of the second pack is assigned to indicate frame conditions.
  • the upper two bits of the upper four bits of the first words are set to a code indicative of the aforementioned amble area (set to "00"), data area (set to "01"), read-out area (set to “10”), or end of medium (set to "11"), while the lower two bits of the same are set to a code indicative of an ordinary frame (set to "0*"), a file mark frame (set to "1*"), valid data (set to "*0"), or invalid data (set to "*1”).
  • the lower four bits of the second word is set to the number (PFL) of frames of the ECC in a binary code.
  • the third word is set to the total number (ECFL) of data signal frames and ECC frames in a binary code, all the bits of which are set to "0" if the number of frames is indefinite.
  • the fourth word is assigned to the number (EFNO) of frames to which the ECC has been added.
  • EFNO the number of frames to which the ECC has been added.
  • the first or most significant bit thereof is set to "0"
  • the subsequent seven bits thereof are set to a binary-code combination indicative of the serial number of the data signal frame.
  • the first bit is set to "1”
  • the subsequent seven bits thereof are set to a binary-code combination indicative of the serial number of the ECC frame.
  • the first or most significant bit of the fifth word is a flag (F1) which indicates whether signals of the sub-code area are recorded also in the data area (set to "1") or not (set to "0").
  • the next two bits of the fifth word are set to a binary-code combination indicative of a file mark order (#FM).
  • the lower five bits of the fifth word and the sixth word are assigned to indicate the number (EBL) area of bytes of valid data in a frame and set to a binary-code combination indicating the number of bytes.
  • the upper four bits of the second word and the seventh word are reserved as extended bits and are all set to "0" for the moment.
  • the eighth word is assigned to a parity for the first to seventh words.
  • the data signals can be quite smoothly reproduced by identifying these ID codes and so on as described above.
  • the DAT as a data recorder, wherein the head drum 11 is rotated, for example, at 2000 rpm, so that data is quite rapidly recorded at a rate of 192,000 bytes per second and consequently consumption of the recording medium can be substantially reduced. Moreover, the data can be smoothly recorded with the ECC added thereto, which permits a satisfactory data recording.

Claims (6)

  1. Gerät zum Aufzeichnen von digitalen Daten auf einem Aufzeichnungsmedium (12) mit einer Aufzeichnungseinrichtung (1) zum Aufzeichnen eines eingegebenen Digitalsignals in einem Rahmen, der aus zwei von rotierenden Köpfen erzeugten Schrägspuren besteht, gekennzeichnet durch eine Steuervorrichtung (2)
    - zum Aufteilen der digitalen Daten in vorbestimmte Rahmenabschnitte,
    - zum Erzeugen eines aus wenigstens einer Spur bestehenden Zusatzsignals,
    - zum Einfügen dieses Zusatzsignals zwischen die genannten Rahmenabschnitte und
    - zum Zuführen der aufgeteilten digitalen Daten zusammen mit dem Zusatzsignal zu der Aufzeichnungseinrichtung (1).
  2. Gerät nach Anspruch 1, bei dem die Steuervorrichtung (2) Mittel (22 bis 25) aufweist, die der Aufzeichnungseinrichtung (1) in jedem vorbestimmten Rahmenabschnitt einen vorbestimmten Rahmenabschnitt eines Blindsignal als das genannte Zusatzsignal zuführen.
  3. Gerät nach Anspruch 1, bei dem die Steuervorrichtung (2) Mittel (26) aufweist zur Erzeugung eines vorbestimmten Rahmenabschnitts eines Fehlerkorrekturkodes für den vorbestimmten Rahmenabschnitt des Digitalsignals sowie Mittel (22 bis 25), die diesen Fehlerkorrekturkode in jedem vorbestimmten Rahmenabschnitt der Aufzeichnungseinrichtung (1) als das genannte Zusatzsignal zuführen.
  4. Gerät nach Anspruch 3, bei dem außerdem Mittel (22 bis 25) zum Aufzeichnen getrennter Diskriminatorsignale vorgesehen sind, die zum Diskriminieren jedes Rahmens dienen, in dem die digitale Dateninformation aufgezeichnet ist, sowie jedes Rahmens, in dem der Fehlerkorrekturkode aufgezeichnet ist.
  5. Gerät nach Anspruch 4, bei dem alle Diskriminatorsignale in einem Unterbereich des Aufzeichnungsmediums (12) aufgezeichnet werden, der von dem Hauptbereich des Aufzeichnungsmediums (12) verschieden ist, in dem die digitalen Dateninformation aufgezeichnet wird.
  6. Gerät nach Anspruch 4 mit folgenden weiteren Teilen:
       einer Wiedergabeeinrichtung (17) für die Wiedergabe von Digitalsignalen und des Diskriminatorsignals, die von rotierenden Köpfen (A, B) in den Schrägspuren aufgezeichnet sind,
       einer ersten Fehlerkorrektureinrichtung zum Korrigieren von Fehlern in den digitalen Wiedergabesignalen,
       einer Einrichtung (34) zur Erzeugung eines Fehlerkorrektursyndroms auf der Basis des wiedergegebenen Diskriminatorsignals,
       Mitteln zum Unterbrechen der Ausgabe des wiedergegebenen Signals, wenn in diesem ein von der ersten Fehlerkorrektureinrichtung nicht korrigierbarer Fehler auftritt,
       einer Einrichtung zur erneuten Wiedergabe der Digitalsignale nach der Erzeugung des Syndroms und
       einer Ausgabeeinrichtung (35) zum Korrigieren des in dem Digitalsignal auftretenden Fehlers mit Hilfe des Syndroms und zur Ausgabe des von dem Fehler befreiten Datensignals als digitale Daten.
EP88303134A 1987-04-07 1988-04-07 Gerät zur Aufzeichnung und/oder Wiedergabe digitaler Daten Expired - Lifetime EP0286412B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT88303134T ATE82428T1 (de) 1987-04-07 1988-04-07 Geraet zur aufzeichnung und/oder wiedergabe digitaler daten.

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP8538887A JP2576497B2 (ja) 1987-04-07 1987-04-07 デ−タレコ−ダ
JP85388/87 1987-04-07
JP14817487A JP2576509B2 (ja) 1987-06-15 1987-06-15 デ−タレコ−ダ
JP148174/87 1987-06-15
JP158346/87 1987-06-25
JP15834687A JP2576511B2 (ja) 1987-06-25 1987-06-25 デ−タレコ−ダ
JP62158885A JPS644981A (en) 1987-06-26 1987-06-26 Data recorder
JP158885/87 1987-06-26

Publications (3)

Publication Number Publication Date
EP0286412A2 EP0286412A2 (de) 1988-10-12
EP0286412A3 EP0286412A3 (en) 1990-01-31
EP0286412B1 true EP0286412B1 (de) 1992-11-11

Family

ID=27467103

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88303134A Expired - Lifetime EP0286412B1 (de) 1987-04-07 1988-04-07 Gerät zur Aufzeichnung und/oder Wiedergabe digitaler Daten

Country Status (6)

Country Link
US (1) US4899232A (de)
EP (1) EP0286412B1 (de)
KR (1) KR0133178B1 (de)
AU (1) AU618729B2 (de)
CA (1) CA1322243C (de)
DE (1) DE3875773T2 (de)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0321077B1 (de) * 1987-12-14 1994-03-02 Sony Corporation Gerät und Methode zur Aufzeichnung eines digitalen Signals
US5144501A (en) * 1988-01-08 1992-09-01 Sony Corporation Data recorder and method of operation
GB8800349D0 (en) * 1988-01-08 1988-02-10 Hewlett Packard Ltd Method of storing data on recording tape
US5136391A (en) * 1988-11-02 1992-08-04 Sanyo Electric Co., Ltd. Digital video tape recorder capable of accurate image reproduction during high speed tape motion
JP2585757B2 (ja) * 1988-11-02 1997-02-26 株式会社日立製作所 情報信号の記録再生方法及び記録再生装置
GB8905435D0 (en) * 1989-03-09 1989-04-19 Hewlett Packard Ltd Data storage apparatus
US5163136A (en) * 1989-11-13 1992-11-10 Archive Corporation System for assembling playback data frames using indexed frame buffer group according to logical frame numbers in valid subcode or frame header
EP0429727B1 (de) * 1989-11-30 1996-01-17 Sony Corporation Datenrecorder
FR2656753B1 (fr) * 1989-12-29 1992-03-20 Europ Rech Electr Lab Procede de liaison des donnees lors de l'enregistrement de donnees codees sur un disque optique du type enregistrable.
JPH0782708B2 (ja) * 1990-01-26 1995-09-06 ティアツク株式会社 データの追加書込み方法
US5274508A (en) * 1990-03-09 1993-12-28 Hewlett-Packard Company Tape storage device for storing audio data in the amble frames of a DDS format tape
DE69124817T2 (de) * 1990-04-17 1997-09-25 Sharp Kk Verfahren und Gerät zur Aufzeichnung von Daten
JP2900507B2 (ja) * 1990-04-26 1999-06-02 ソニー株式会社 デジタルデータ再生装置
JPH0834047B2 (ja) * 1990-10-23 1996-03-29 シャープ株式会社 磁気記録再生装置
US5321562A (en) * 1991-03-17 1994-06-14 Sony Corporation Data recording and/or reproducing apparatus
US5363250A (en) * 1991-07-31 1994-11-08 U.S. Philips Corporation Prerecorded record carrier
US5255132A (en) * 1991-09-04 1993-10-19 International Business Machines Corporation Adaptable clock control methods and apparatus for a direct access disk drive system
US5321561A (en) * 1992-01-17 1994-06-14 Alesis Format for recording digital audio onto magnetic tape with enhanced editing and error correction capability
US5388012A (en) * 1992-02-28 1995-02-07 E-Systems, Inc. Partitioning of magnetic tape into sequentially occurring partitions between and around regularly occurring system zones
US5341378A (en) * 1992-02-28 1994-08-23 Ampex Systems Corporation Data recording system having improved automatic rewrite capability and method of rewriting
US5442493A (en) * 1992-02-28 1995-08-15 Ampex Corporation Data recording system having improved bookkeeping capability
US5384668A (en) * 1992-02-28 1995-01-24 Ampex Corporation Data recording system having unique end-of-recording and start-of-recording format indicators
DE69229440T2 (de) * 1992-03-10 1999-10-07 Hewlett Packard Ltd Datenspeichergerät
ATE194247T1 (de) 1992-09-03 2000-07-15 Sony Corp Datenaufzeichnungsgerät und -verfahren
US5581606A (en) * 1992-10-09 1996-12-03 Gineys; Gregory A. Dat storage back-up and modem apparatus
JPH06150633A (ja) * 1992-10-30 1994-05-31 Sony Corp 磁気記録装置及び再生装置
EP0595411B1 (de) * 1992-10-30 1999-01-20 Koninklijke Philips Electronics N.V. Vorrichtung zur Aufnahme eines digitalen Signals auf eine Spur eines magnetischen Aufzeichnungsträgers
JPH06203486A (ja) * 1992-12-31 1994-07-22 Sony Corp 記録再生制御装置
US5432655A (en) * 1993-04-22 1995-07-11 Matsushita Electric Industrial Co., Ltd. Multiple channel magnetic recording and reproducing apparatus
EP0637025A3 (de) * 1993-07-26 1997-03-19 Matsushita Electric Ind Co Ltd Gerät und Verfahren zur Aufnahme und Wiedergabe von digitalen Daten.
US5619384A (en) * 1994-01-25 1997-04-08 Storage Technology Corporation System for providing transparent storage of data embedded within predefined recording formats
US5592342A (en) * 1994-05-23 1997-01-07 Quantum Corporation Method for packing variable size user data records into fixed size blocks on a storage medium
US5689732A (en) * 1994-06-21 1997-11-18 Sony Corporation Apparatus for recording and reproducing data having a single recording and reproducing unit and a plurality of detachable interfaces for connecting to different types of computer ports
EP0708444A1 (de) * 1994-10-21 1996-04-24 Hewlett-Packard Company Gerät zum Zugriff auf ein Band mit linearer, schlangenförmiger Spur
DE69625031T2 (de) * 1995-07-19 2003-07-10 Koninkl Philips Electronics Nv Reversibles mehrspurmagnetbandspeichersystem mit mehrfachrahmenfehlerschutzeinrichtung
DE69612958T2 (de) * 1995-11-22 2001-11-29 Koninkl Philips Electronics Nv Verfahren und vorrichtung zur resynthetisierung eines sprachsignals
WO1997027703A1 (en) * 1996-01-26 1997-07-31 Exabyte Corporation Multipurpose digital recording method and apparatus and media therefor
JPH10154388A (ja) * 1996-09-24 1998-06-09 Victor Co Of Japan Ltd 情報記録再生装置及び方法
JP4110593B2 (ja) 1997-05-19 2008-07-02 ソニー株式会社 信号記録方法及び信号記録装置
EP0936617A1 (de) * 1998-02-12 1999-08-18 Hewlett-Packard Company Schreibschritt-Identifikatoren
EP0936618A3 (de) * 1998-02-12 2005-04-13 Hewlett-Packard Company, A Delaware Corporation Schreibzyklusidentifizierer
US6862149B2 (en) 2001-06-18 2005-03-01 Hewlett-Packard Development Company, L.P. Searching for append point in data storage device
US6978414B2 (en) 2001-07-17 2005-12-20 Hewlett-Packard Development Company, L.P. Method and apparatus for protecting against errors occurring in data storage device buffers
US6693755B2 (en) 2001-07-31 2004-02-17 Hewlett-Packard Development Company, L.C. Data storage
US7042667B2 (en) 2001-07-31 2006-05-09 Hewlett-Packard Development Company, L.P. Data storage
US6883122B2 (en) 2001-07-31 2005-04-19 Hewlett-Packard Development Company, L.P. Write pass error detection
US6958873B2 (en) 2001-07-31 2005-10-25 Hewlett-Packard Development Company, L.P. Data rewrite control in data transfer and storage apparatus

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4375100A (en) * 1979-10-24 1983-02-22 Matsushita Electric Industrial Company, Limited Method and apparatus for encoding low redundancy check words from source data
JPS5677912A (en) * 1979-11-28 1981-06-26 Sony Corp Digital recorder for video signal
GB2117159B (en) * 1982-01-19 1985-09-11 Univ London Data storage system using video tape
US4525838A (en) * 1983-02-28 1985-06-25 International Business Machines Corporation Multibyte error correcting system involving a two-level code structure
US4796110A (en) * 1986-02-18 1989-01-03 Irwin Magnetic Systems, Inc. System and method for encoding and storing digital information on magnetic tape
JP2751150B2 (ja) * 1986-03-11 1998-05-18 ソニー株式会社 磁気テープの記録装置および再生装置
AU604807B2 (en) * 1986-12-19 1991-01-03 Sony Corporation Data recorder and method

Also Published As

Publication number Publication date
AU1434188A (en) 1988-10-13
KR880013154A (ko) 1988-11-30
KR0133178B1 (ko) 1998-04-18
EP0286412A2 (de) 1988-10-12
EP0286412A3 (en) 1990-01-31
CA1322243C (en) 1993-09-14
DE3875773D1 (de) 1992-12-17
DE3875773T2 (de) 1993-04-01
US4899232A (en) 1990-02-06
AU618729B2 (en) 1992-01-09

Similar Documents

Publication Publication Date Title
EP0286412B1 (de) Gerät zur Aufzeichnung und/oder Wiedergabe digitaler Daten
EP0272130B1 (de) Datenaufzeichnung
US5012459A (en) Data recorder
US5091805A (en) Apparatus and method for recording and/or reproducing a digital signal
US5134529A (en) Apparatus and method for recording a digital signal
US5321562A (en) Data recording and/or reproducing apparatus
US5313341A (en) Device for processing file data with erasing identification data
JPH0727687B2 (ja) デ−タレコ−ダ
US5144500A (en) Method and apparatus for reproducing multiply recorded data
KR0126891Y1 (ko) 디지털 데이터 신호 기록 및 재생장치
US5859737A (en) Magnetic recording and/or reproducing apparatus having a search pattern and data arranged in a longitudinal track for facilitating a high speed search
JP2616749B2 (ja) 記録装置
JP2522272B2 (ja) デ−タレコ−ダ
CA1325270C (en) Apparatus and method for recording and/or reproducing a digital signal
JP2576509B2 (ja) デ−タレコ−ダ
JP2625734B2 (ja) データレコーダ
JP2805703B2 (ja) データ記録方法
JP2661067B2 (ja) データレコーダ
JP2666409B2 (ja) 検索装置
JP2526949B2 (ja) デ―タレコ―ダにおける消去方法
JPS63209088A (ja) デ−タレコ−ダ
JPH01292691A (ja) データレコーダ
JPH0828056B2 (ja) デ−タレコ−ダ
JPH0766653B2 (ja) デ−タレコ−ダ

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT CH DE FR GB IT LI NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT CH DE FR GB IT LI NL SE

17P Request for examination filed

Effective date: 19900607

17Q First examination report despatched

Effective date: 19920123

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT CH DE FR GB IT LI NL SE

REF Corresponds to:

Ref document number: 82428

Country of ref document: AT

Date of ref document: 19921115

Kind code of ref document: T

REF Corresponds to:

Ref document number: 3875773

Country of ref document: DE

Date of ref document: 19921217

ITF It: translation for a ep patent filed

Owner name: SOCIETA' ITALIANA BREVETTI S.P.A.

ET Fr: translation filed
ITTA It: last paid annual fee
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
EAL Se: european patent in force in sweden

Ref document number: 88303134.6

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20030404

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20030411

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20030416

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20030429

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040407

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040408

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040430

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20040430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20041101

EUG Se: european patent has lapsed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20041101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050407

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20070405

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20070404

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20070411

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20080406

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20080406