EP0226813B1 - Synthesizer mit Summenkompensation - Google Patents

Synthesizer mit Summenkompensation Download PDF

Info

Publication number
EP0226813B1
EP0226813B1 EP86115907A EP86115907A EP0226813B1 EP 0226813 B1 EP0226813 B1 EP 0226813B1 EP 86115907 A EP86115907 A EP 86115907A EP 86115907 A EP86115907 A EP 86115907A EP 0226813 B1 EP0226813 B1 EP 0226813B1
Authority
EP
European Patent Office
Prior art keywords
frequency
value
sum
output
integer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP86115907A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0226813A3 (en
EP0226813A2 (de
Inventor
Georg Dipl.-Ing. Rudolph
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wandel and Golterman GmbH and Co
Original Assignee
Wandel and Golterman GmbH and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wandel and Golterman GmbH and Co filed Critical Wandel and Golterman GmbH and Co
Publication of EP0226813A2 publication Critical patent/EP0226813A2/de
Publication of EP0226813A3 publication Critical patent/EP0226813A3/de
Application granted granted Critical
Publication of EP0226813B1 publication Critical patent/EP0226813B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • H03L7/1978—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider using a cycle or pulse removing circuit

Definitions

  • the invention relates to a generator according to the preamble of claim 1.
  • a generator is known for example from DE-C-2 240 216.
  • FIG. 1 shows the simplified schematic diagram of the generic arrangement.
  • the output frequency fa is generated by a voltage-controlled oscillator 1 (VCO) located in a phase locked frequency control loop (PLL) in accordance with frequency information FA which can be input into a logic and arithmetic circuit 2.
  • the control voltage U st for the VCO is supplied by a phase meter 3, to which a reference frequency fr derived from a normal frequency source 4 via a fixed frequency divider 5 and a frequency derived from the output frequency fa of the oscillator 1, the same frequency on average, are supplied.
  • the latter is supplied by a frequency divider 6 with an adjustable integer frequency division ratio m.
  • the frequency divider 6 is preceded by a pulse subtractor 7 which, when actuated by a control pulse in each case, suppresses one period (one pulse) of the pulse train fed to it by the output of the oscillator 1, the frequency division ratio m +1 results.
  • the invention has for its object to reduce the effort in a generator of the type mentioned with a high reference frequency and high frequency resolution and to increase the frequency of the interference lines occurring at the phase meter output for easier sieving.
  • the main effort is shifted from the analog part of the device to its digital logic and arithmetic circuit, and mainly only interference lines with a higher frequency occur.
  • the phase error inherently caused by the broken frequency division is continuously calculated and its value is compensated for by shifting the phase of the signal fed to the phase meter, derived from the output signal, or kept at a very small value.
  • the cut-off frequency of the phase locked loop can thus be dimensioned higher than the interference frequency generated by the broken frequency division, but at most so high that the interference lines of higher frequency are still suppressed.
  • a pulse delay compensation for frequency synthesizers is now known, which should avoid any disturbing fluctuation in the output voltage of the phase detector.
  • an analog adjustable pulse delay device is used which delays each output pulse of a switchable frequency divider upstream of an input of the phase detector, which deviates from its desired position in time, so that it appears in its desired position at the input of the phase detector.
  • the invention shown in principle in FIG. 2 differs from the known arrangement shown in FIG. 1 essentially by a differently designed and differently operating logic and computing circuit 2 and by an arrangement 10 for phase shifting or pulse delaying.
  • the latter is inserted between the output of the adjustable frequency divider 6 and the one input of the phase meter 3 and is used by the logic and arithmetic circuit 2 'in one of the Figure 3 controlled in more detail.
  • the logic and arithmetic circuit 2 ′ contained in the basic circuit diagram of FIG. 2 is shown in detail. It consists of a circuit part 11 for information input and processing, a switch 12 and two similar clocked circuit groups, each with a summing circuit 13, 16, an intermediate memory 14, 17 and a switch circuit 15, 18 consisting of a quantizer with step height one.
  • the latter two Circuit groups each form current sums S1 and S2 using a summand S1F and S2F originating from the previous clock. (The same applies to the identical circuit groups in FIGS. 5 and 7).
  • the switch circuit 12 divides m 'into an integer part ml, to which the frequency division ratio m of the frequency divider 6 is set, and into a fractional part mF, from which a temporary switchover of the overall frequency-dividing arrangement 6, 7 to the frequency division ratio m + 1 is derived.
  • the first sum S1 in the buffer memory 14 in one clock period is formed in the previous clock period by the summing circuit 13 from the fractional portion mF of the necessary frequency division ratio m 'and the fractional portion S1 determined in this preceding clock period and is preparatively applied to the input of the buffer memory 14 which is taken over when the clock arrives at the output.
  • the logic and arithmetic circuit 2 actuates a changeover switch of the phase shifter 10 (not shown in more detail) so that it sets it to its smaller value if the integer portion S21 is the second sum S2 is zero, and that it sets the phase shifter 10 to a larger value if S21 has the value 1, the difference of a clock period 1: fa corresponding to the output frequency fa.
  • the first exemplary embodiment shown in FIG. 3 can be modified in such a way that the step height of the switch 18 of the second clocked circuit group 16, 17, 18 has the value p (p is an integer and 1).
  • S21 is either 0 if S2 ⁇ p, or 1 if S2 ⁇ p.
  • a constant value D is supplied to the second summer 16 forming the second sum S2. (Entrance D). Since the spectral distribution of the high-frequency interference lines caused by the phase shifter 10 depends on the phase position of the pulses triggering it, the addition of the constant D can be advantageous depending on the choice of a desired output frequency fa.
  • FIGS. 3 and 5 Another development of the arrangements shown in FIGS. 3 and 5 provides for the compensation of delay differences caused by the structure of the logic and arithmetic circuit between the two summing and turnout circuits 13, 14, 15 and 16, 17, 18 by inserting a further clocked buffer 14 'between the output of the switch 15 for the integral part S11 and the input of the pulse subtractor 7 (FIG. 3) or the input of the summer 20 (FIG. 5).
  • FIG. 4 shows a possible course of the (unfiltered) VCO control voltage output by the output of the phase meter 3, corresponding to the phase error of the pulses at the input of the phase meter 3.
  • the dashed voltage curve 19 ie a very low frequency, would result in subharmonic voltage fluctuation with respect to the clock frequency ft.
  • the voltage curve of the output voltage of the phase meter 3, shown in solid lines results, which contains significantly higher-frequency components and which can therefore be smoothed considerably more easily than the beat 19.
  • the second exemplary embodiment shown in FIG. 5 differs from the arrangement shown in FIG. 3 essentially in that it has no special phase shifter and in that the frequency division ratio of the frequency divider 6 'is constantly changed over quickly.
  • a summer is used as the setting device (20), on the one hand the integer portion ml of the frequency division ratio m ', on the other hand the integer value S1l of the first sum S1 and also of a differentiating circuit 21 the "differential" A of the integer value S21 of the second sum S2 is fed.
  • This differential A is zero if the integer value S21 of the second sum S2 does not jump at the beginning of a new clock period (remains at the value 0 or at the value 1), and it is + 1 or -1 if S21 makes a positive jump (0 -1) or a negative jump (1-0).
  • the differentiating circuit 21 can thus output three different numerical values (-1, 0, +1) to the summer 20, and the latter can, depending on the integral part S11 of the first sum S1 having the value 0 or the value 1, the frequency divider 6 ' set to four different values (m-1, m, m + 1 and m + 2).
  • the last of the three summands (the differential ⁇ ) does not change on average over time the average frequency division ratio m 'determined by the first two summands, but only a phase shift of a pulse appearing at the output of the frequency divider 6'.
  • the differentiating circuit shown in FIG. 6 (2 in FIG. 5) contains a summer 22 which outputs the differential A at its output.
  • the integer component S21 of the second sum S2 is located directly at a first input of the summer 22 and at the input of a D flip-flop 23 clocked at the reference frequency ft.
  • a reversing circuit 24 negates the output signal Q and applies it to a second input of the summer 22.
  • a fourth and a fifth exemplary embodiment result in each case by supplementing the arrangement shown in FIG. 3 or in FIG. 5 with the circuit part shown in dashed lines there, which serves to generate a compensation voltage U K.
  • This circuit part 25 or 26 is shown in more detail in FIG. In both cases, a first quantizing circuit 27 is inserted between the input B of the summing circuit 13, to which the switch circuit 15 supplies the fractional component S1F, and the input B 'of the summing circuit 16.
  • the second residual value Q2F of the second quantizing circuit 28 is fed to a third quantizing circuit 33 with the step height b3, which divides it into a third residual value Q3F, which is not further processed in the example in FIG. 5, and a third step value Q31.
  • a fourth summing and switching circuit 34, 35, 36 which is similar to the third, a fourth sum S4 is formed from the fourth fractional portion S4F that occurred in it in the previous clock period and from the third step value Q3F, which also occurred in the previous clock period, and into one fourth fractional component S4F and broken down into a fourth integral component S41, which a second digital / analog converter 37 converts into a further proportional analog voltage Uk2.
  • the two analog voltages Uk1 and Uk2 are each frequency-weighted and supplied to the electronically tunable oscillator 1 together with the control voltage Ust generated by the phase meter 3.
  • the subcircuits 28 to 37 represent a total of a digital-to-analog converter in which due to increased effort on the digital side, the effort on the analog side is reduced.
  • the fractional part Q1 F has a high resolution and is transmitted over many parallel lines, whereas only one line is required for the transmission of the integer parts S31 and S41, because there are only two-valued signals, which also means the D / A -Converters 32 and 37 become extremely simple.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
EP86115907A 1985-12-14 1986-11-13 Synthesizer mit Summenkompensation Expired - Lifetime EP0226813B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3544371 1985-12-14
DE19853544371 DE3544371A1 (de) 1985-12-14 1985-12-14 Generator mit digitaler frequenzeinstellung

Publications (3)

Publication Number Publication Date
EP0226813A2 EP0226813A2 (de) 1987-07-01
EP0226813A3 EP0226813A3 (en) 1988-11-09
EP0226813B1 true EP0226813B1 (de) 1991-08-28

Family

ID=6288515

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86115907A Expired - Lifetime EP0226813B1 (de) 1985-12-14 1986-11-13 Synthesizer mit Summenkompensation

Country Status (4)

Country Link
US (1) US4697156A (enrdf_load_stackoverflow)
EP (1) EP0226813B1 (enrdf_load_stackoverflow)
JP (1) JPH0793578B2 (enrdf_load_stackoverflow)
DE (1) DE3544371A1 (enrdf_load_stackoverflow)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3826006C1 (enrdf_load_stackoverflow) * 1988-07-30 1989-10-12 Wandel & Goltermann Gmbh & Co, 7412 Eningen, De
US5070310A (en) * 1990-08-31 1991-12-03 Motorola, Inc. Multiple latched accumulator fractional N synthesis
US5093632A (en) * 1990-08-31 1992-03-03 Motorola, Inc. Latched accumulator fractional n synthesis with residual error reduction
DE4121361A1 (de) * 1991-06-28 1993-01-07 Philips Patentverwaltung Frequenzsynthese-schaltung
DE19840241C1 (de) 1998-09-03 2000-03-23 Siemens Ag Digitaler PLL (Phase Locked Loop)-Frequenzsynthesizer
DE19943790C2 (de) * 1999-09-13 2001-11-15 Ericsson Telefon Ab L M Verfahren und Vorrichtung zur Bestimmung eines Synchronisationsfehlers in einem Netzwerkknoten
CN1643794A (zh) * 2002-03-28 2005-07-20 凯奔研究公司 用于分数分频器的相位误差消除电路和方法和含有该相位误差消除电路的电路
WO2007068283A1 (en) * 2005-12-12 2007-06-21 Semtech Neuchâtel SA Sensor interface

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2196549B1 (enrdf_load_stackoverflow) * 1972-08-16 1978-09-08 Wandel & Goltermann
US3976945A (en) * 1975-09-05 1976-08-24 Hewlett-Packard Company Frequency synthesizer
US4409564A (en) * 1981-03-20 1983-10-11 Wavetek Pulse delay compensation for frequency synthesizer
GB2097206B (en) * 1981-04-21 1985-03-13 Marconi Co Ltd Frequency synthesisers
FR2511564A1 (fr) * 1981-08-17 1983-02-18 Thomson Csf Synthetiseur de frequences a division fractionnaire, utilise pour une modulation angulaire numerique
GB2140232B (en) * 1983-05-17 1986-10-29 Marconi Instruments Ltd Frequency synthesisers
FR2557401B1 (fr) * 1983-12-27 1986-01-24 Thomson Csf Synthetiseur de frequences a division fractionnaire, a faible gigue de phase et utilisation de ce synthetiseur
US4573023A (en) * 1984-08-07 1986-02-25 John Fluke Mfg. Co., Inc. Multiple-multiple modulus prescaler for a phase-locked loop

Also Published As

Publication number Publication date
US4697156A (en) 1987-09-29
DE3544371A1 (de) 1987-06-19
EP0226813A3 (en) 1988-11-09
JPH0793578B2 (ja) 1995-10-09
EP0226813A2 (de) 1987-07-01
DE3544371C2 (enrdf_load_stackoverflow) 1989-03-23
JPS62216421A (ja) 1987-09-24

Similar Documents

Publication Publication Date Title
DE69635573T2 (de) Frequenzsynthetisierer
DE69506112T2 (de) Frequenzsynthetisierer mit gebrochenem teilverhältnis mit delta-sigma frequenzdiskriminator
DE69416586T2 (de) Digital gesteuerter quarzoszillator
DE69017129T2 (de) Frequenzsynthesizer mit gebrochenem teilverhältnis.
DE69112477T2 (de) Frequenzsynthetisierer mit Phasenregelschleife.
DE19807026C2 (de) Frequenzsynthese-Vorrichtung und -Verfahren
DE69113070T2 (de) Interpolierender Frequenzsynthetisierer mit Phasenregelkeis.
DE1964912C3 (de) Frequenz-Synthesizer
DE102006050881B3 (de) Phasen-/Frequenzvergleicher, Phasenregelkreis, Verfahren zur Phasen-/Frequenzdetektion und Verfahren zum Erzeugen eines Oszillatorsignals
DE69500243T2 (de) Phasenvergleicher für ein digitales Signal und ein Taktsignal, und entsprechender Phasenregelkreis
EP0226813B1 (de) Synthesizer mit Summenkompensation
EP0203208B1 (de) Frequenzsyntheseschaltung zur Erzeugung eines analogen Signals mit digital in Stufen einstellbarer Frequenz
EP0353399B1 (de) Digital einstellbare Frequenzteilungsanordnung, insbesondere für Frequenzsynthesizer
EP0590323B1 (de) Filter zur Einstellung der Bandbreite eines Regelkreises
DE4325728A1 (de) Störreduktion für eine auf mehreren Modulatoren basierende Synthese
WO1997025773A1 (de) Verfahren und anordnung zur frequenzmodulation eines hochfrequenten signals
EP1525662B1 (de) Digital gesteuerter oszillator
DE102004050411B4 (de) Modulator mit geregelter Übertragungsbandbreite und entsprechendes Verfahren zum Regeln der Übertragungsbandbreite
DE69535211T2 (de) Einrichtung zur kontinuierlichen phasenmodulation mit frequenzsynthetisierer mit phasenregelscheife
DE2513948A1 (de) Dekadisch einstellbarer frequenzgenerator mit einer phasengerasteten regelschleife
DE69018232T2 (de) Verfahren und Anordnung zur Frequenzsynthese.
EP1203451B1 (de) Frequenzsynthesizer
DE4017491C2 (de) Abstimmschaltung
DE3130126C2 (enrdf_load_stackoverflow)
DE3918581C2 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): FR GB

17P Request for examination filed

Effective date: 19881117

17Q First examination report despatched

Effective date: 19910201

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): FR GB

ET Fr: translation filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010831

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20011128

Year of fee payment: 16

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20021113

GBPC Gb: european patent ceased through non-payment of renewal fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030731

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST