DK61187A - Databehandlingsenhed - Google Patents
DatabehandlingsenhedInfo
- Publication number
- DK61187A DK61187A DK061187A DK61187A DK61187A DK 61187 A DK61187 A DK 61187A DK 061187 A DK061187 A DK 061187A DK 61187 A DK61187 A DK 61187A DK 61187 A DK61187 A DK 61187A
- Authority
- DK
- Denmark
- Prior art keywords
- tlb
- type
- memory
- conditions
- processing unit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Apparatus For Radiation Diagnosis (AREA)
- Polarising Elements (AREA)
- Debugging And Monitoring (AREA)
- Information Transfer Systems (AREA)
- Emergency Protection Circuit Devices (AREA)
- Telephonic Communication Services (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US85907586A | 1986-05-02 | 1986-05-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
DK61187D0 DK61187D0 (da) | 1987-02-06 |
DK61187A true DK61187A (da) | 1987-11-03 |
Family
ID=25329962
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DK061187A DK61187A (da) | 1986-05-02 | 1987-02-06 | Databehandlingsenhed |
Country Status (10)
Country | Link |
---|---|
EP (1) | EP0244532B1 (fr) |
JP (1) | JPH0614324B2 (fr) |
KR (1) | KR870011536A (fr) |
AT (1) | ATE99436T1 (fr) |
CA (1) | CA1280831C (fr) |
DE (1) | DE3689474T2 (fr) |
DK (1) | DK61187A (fr) |
IE (1) | IE870173L (fr) |
IL (1) | IL81401A (fr) |
NO (1) | NO870225L (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5920890A (en) * | 1996-11-14 | 1999-07-06 | Motorola, Inc. | Distributed tag cache memory system and method for storing data in the same |
JP4576172B2 (ja) * | 2004-07-29 | 2010-11-04 | 富士通株式会社 | 演算処理装置,情報処理装置及び演算処理装置の制御方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3723976A (en) * | 1972-01-20 | 1973-03-27 | Ibm | Memory system with logical and real addressing |
US3800286A (en) * | 1972-08-24 | 1974-03-26 | Honeywell Inf Systems | Address development technique utilizing a content addressable memory |
US4357656A (en) | 1977-12-09 | 1982-11-02 | Digital Equipment Corporation | Method and apparatus for disabling and diagnosing cache memory storage locations |
US4473878A (en) | 1981-11-23 | 1984-09-25 | Motorola, Inc. | Memory management unit |
US4558433A (en) * | 1983-05-31 | 1985-12-10 | International Business Machines Corporation | Multi-port register implementations |
-
1986
- 1986-09-18 JP JP61218283A patent/JPH0614324B2/ja not_active Expired - Lifetime
- 1986-10-17 EP EP86308095A patent/EP0244532B1/fr not_active Expired - Lifetime
- 1986-10-17 DE DE86308095T patent/DE3689474T2/de not_active Expired - Lifetime
- 1986-10-17 AT AT86308095T patent/ATE99436T1/de not_active IP Right Cessation
-
1987
- 1987-01-20 NO NO870225A patent/NO870225L/no unknown
- 1987-01-22 IE IE870173A patent/IE870173L/xx unknown
- 1987-01-27 IL IL81401A patent/IL81401A/xx not_active IP Right Cessation
- 1987-02-06 DK DK061187A patent/DK61187A/da not_active Application Discontinuation
- 1987-02-18 CA CA000530051A patent/CA1280831C/fr not_active Expired - Lifetime
- 1987-02-26 KR KR870001647A patent/KR870011536A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
IL81401A0 (en) | 1987-08-31 |
IL81401A (en) | 1991-06-10 |
JPS62260245A (ja) | 1987-11-12 |
EP0244532A3 (en) | 1989-05-10 |
NO870225L (no) | 1987-11-03 |
DK61187D0 (da) | 1987-02-06 |
NO870225D0 (no) | 1987-01-20 |
DE3689474D1 (de) | 1994-02-10 |
IE870173L (en) | 1987-11-02 |
CA1280831C (fr) | 1991-02-26 |
JPH0614324B2 (ja) | 1994-02-23 |
DE3689474T2 (de) | 1994-04-28 |
EP0244532A2 (fr) | 1987-11-11 |
EP0244532B1 (fr) | 1993-12-29 |
ATE99436T1 (de) | 1994-01-15 |
KR870011536A (ko) | 1987-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2022656C (fr) | Repertoire de pages actives de traduction pour memoire d'ordinateur | |
KR930009062B1 (ko) | 가상 메모리 장치를 갖는 계산장치 | |
DK59487A (da) | Lager for en databehandlingsenhed | |
CA1226372A (fr) | Systeme de controle de traduction d'adresses | |
US5060137A (en) | Explicit instructions for control of translation lookaside buffers | |
KR940024591A (ko) | 컴퓨터 장치 | |
DK409080A (da) | Databehandlingsanlaeg med lagerbeskyttelsessystem | |
KR960002005A (ko) | 메모리 어드레스 공간 관리 방법, 메모리 어드레스 공간 관리 장치 및 컴퓨터 시스템 | |
CA2053693A1 (fr) | Circuit de protection d'adresses | |
TW376488B (en) | Virtual memory system with local and global virtual address translation | |
EP0343567A3 (fr) | Système multiprocesseur et dispositif d'antémémoire pour y être utilisé | |
CA2088779A1 (fr) | Performance d'ordinateur obtenue par simulation d'associativite d'antememoire | |
CA2107056A1 (fr) | Methode et systeme pour accroitre la simultaneite de fonctionnement des memoires d'un ordinateur a processeurs multiples | |
KR910017286A (ko) | 캐쉬 및 프리페치 버퍼를 갖는 데이타 처리 시스템 및 방법 | |
EP0365117A3 (fr) | Appareil de traitement de données avec antémémoire | |
NO802761L (no) | Databehandlingssystem med en eller flere behandlingsenheter | |
DK61187D0 (da) | Databehandlingsenhed | |
KR900018819A (ko) | 캐시 메모리 액세스 장치 및 방법 | |
CA2029628A1 (fr) | Repertoire de pages actives a verification des exceptions et a mise a jour des contournements en parallele | |
US5924110A (en) | Multischeme memory management system for computer | |
JPS60128546A (ja) | 主記憶制御装置 | |
KR0184475B1 (ko) | 캐쉬메모리 액세스회로 | |
KR940007684A (ko) | 작은 물리적 크기의 태그메노리를 갖는 캐시메모리 시스템 | |
JPS6467653A (en) | Cache memory for set associative system | |
JPS62281040A (ja) | ペ−ジ管理方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AHB | Application shelved due to non-payment |