DK61187A - Databehandlingsenhed - Google Patents

Databehandlingsenhed

Info

Publication number
DK61187A
DK61187A DK061187A DK61187A DK61187A DK 61187 A DK61187 A DK 61187A DK 061187 A DK061187 A DK 061187A DK 61187 A DK61187 A DK 61187A DK 61187 A DK61187 A DK 61187A
Authority
DK
Denmark
Prior art keywords
tlb
type
memory
conditions
processing unit
Prior art date
Application number
DK061187A
Other languages
English (en)
Other versions
DK61187D0 (da
Inventor
Danny L Freitas
Craig C Hansen
Christopher Rowen
Original Assignee
Mips Computer Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mips Computer Systems Inc filed Critical Mips Computer Systems Inc
Publication of DK61187D0 publication Critical patent/DK61187D0/da
Publication of DK61187A publication Critical patent/DK61187A/da

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/004Error avoidance
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1027Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • G06F11/0754Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Polarising Elements (AREA)
  • Information Transfer Systems (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Telephonic Communication Services (AREA)
DK061187A 1986-05-02 1987-02-06 Databehandlingsenhed DK61187A (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US85907586A 1986-05-02 1986-05-02

Publications (2)

Publication Number Publication Date
DK61187D0 DK61187D0 (da) 1987-02-06
DK61187A true DK61187A (da) 1987-11-03

Family

ID=25329962

Family Applications (1)

Application Number Title Priority Date Filing Date
DK061187A DK61187A (da) 1986-05-02 1987-02-06 Databehandlingsenhed

Country Status (10)

Country Link
EP (1) EP0244532B1 (da)
JP (1) JPH0614324B2 (da)
KR (1) KR870011536A (da)
AT (1) ATE99436T1 (da)
CA (1) CA1280831C (da)
DE (1) DE3689474T2 (da)
DK (1) DK61187A (da)
IE (1) IE870173L (da)
IL (1) IL81401A (da)
NO (1) NO870225L (da)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5920890A (en) * 1996-11-14 1999-07-06 Motorola, Inc. Distributed tag cache memory system and method for storing data in the same
JP4576172B2 (ja) * 2004-07-29 2010-11-04 富士通株式会社 演算処理装置,情報処理装置及び演算処理装置の制御方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3723976A (en) * 1972-01-20 1973-03-27 Ibm Memory system with logical and real addressing
US3800286A (en) * 1972-08-24 1974-03-26 Honeywell Inf Systems Address development technique utilizing a content addressable memory
US4357656A (en) 1977-12-09 1982-11-02 Digital Equipment Corporation Method and apparatus for disabling and diagnosing cache memory storage locations
US4473878A (en) 1981-11-23 1984-09-25 Motorola, Inc. Memory management unit
US4558433A (en) * 1983-05-31 1985-12-10 International Business Machines Corporation Multi-port register implementations

Also Published As

Publication number Publication date
JPH0614324B2 (ja) 1994-02-23
EP0244532B1 (en) 1993-12-29
JPS62260245A (ja) 1987-11-12
EP0244532A2 (en) 1987-11-11
NO870225L (no) 1987-11-03
CA1280831C (en) 1991-02-26
KR870011536A (ko) 1987-12-24
IL81401A0 (en) 1987-08-31
DE3689474D1 (de) 1994-02-10
IE870173L (en) 1987-11-02
EP0244532A3 (en) 1989-05-10
ATE99436T1 (de) 1994-01-15
NO870225D0 (no) 1987-01-20
IL81401A (en) 1991-06-10
DK61187D0 (da) 1987-02-06
DE3689474T2 (de) 1994-04-28

Similar Documents

Publication Publication Date Title
CA2022656C (en) Translation look-aside buffer for a computer memory system
KR930009062B1 (ko) 가상 메모리 장치를 갖는 계산장치
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
DK59487A (da) Lager for en databehandlingsenhed
US4733350A (en) Improved purge arrangement for an address translation control system
US5060137A (en) Explicit instructions for control of translation lookaside buffers
KR940024591A (ko) 컴퓨터 장치
DK409080A (da) Databehandlingsanlaeg med lagerbeskyttelsessystem
KR960002005A (ko) 메모리 어드레스 공간 관리 방법, 메모리 어드레스 공간 관리 장치 및 컴퓨터 시스템
CA2053693A1 (en) Address protection circuit
TW376488B (en) Virtual memory system with local and global virtual address translation
EP0343567A3 (en) Multi-processing system and cache apparatus for use in the same
CA2088779A1 (en) Computer performance by simulated cache associativity
CA2107056A1 (en) Method and System for Increased System Memory Concurrency in a Multiprocessor Computer System
KR910017286A (ko) 캐쉬 및 프리페치 버퍼를 갖는 데이타 처리 시스템 및 방법
EP0365117A3 (en) Data-processing apparatus including a cache memory
DK61187D0 (da) Databehandlingsenhed
KR900018819A (ko) 캐시 메모리 액세스 장치 및 방법
CA2029628A1 (en) Translation look aside buffer with parallel exception checking and update bypass
US5924110A (en) Multischeme memory management system for computer
JPS60128546A (ja) 主記憶制御装置
KR0184475B1 (ko) 캐쉬메모리 액세스회로
JPH0458347A (ja) 共有アドレス空間管理方式
KR940007684A (ko) 작은 물리적 크기의 태그메노리를 갖는 캐시메모리 시스템
JPS6467653A (en) Cache memory for set associative system

Legal Events

Date Code Title Description
AHB Application shelved due to non-payment