DE69817114D1 - Verfahren und Vorrichtung zur Reduzierung des Vorspannungsstromes in einem Referenzspannungkonstanter - Google Patents

Verfahren und Vorrichtung zur Reduzierung des Vorspannungsstromes in einem Referenzspannungkonstanter

Info

Publication number
DE69817114D1
DE69817114D1 DE69817114T DE69817114T DE69817114D1 DE 69817114 D1 DE69817114 D1 DE 69817114D1 DE 69817114 T DE69817114 T DE 69817114T DE 69817114 T DE69817114 T DE 69817114T DE 69817114 D1 DE69817114 D1 DE 69817114D1
Authority
DE
Germany
Prior art keywords
reducing
reference voltage
bias current
voltage constant
constant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69817114T
Other languages
English (en)
Other versions
DE69817114T2 (de
Inventor
Oliver Weinfurtner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of DE69817114D1 publication Critical patent/DE69817114D1/de
Application granted granted Critical
Publication of DE69817114T2 publication Critical patent/DE69817114T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
DE69817114T 1997-09-25 1998-08-19 Verfahren und Vorrichtung zur Reduzierung des Vorspannungsstromes in einem Referenzspannungkonstanter Expired - Lifetime DE69817114T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/937,571 US5959471A (en) 1997-09-25 1997-09-25 Method and apparatus for reducing the bias current in a reference voltage circuit
US937571 1997-09-25

Publications (2)

Publication Number Publication Date
DE69817114D1 true DE69817114D1 (de) 2003-09-18
DE69817114T2 DE69817114T2 (de) 2004-06-09

Family

ID=25470109

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69817114T Expired - Lifetime DE69817114T2 (de) 1997-09-25 1998-08-19 Verfahren und Vorrichtung zur Reduzierung des Vorspannungsstromes in einem Referenzspannungkonstanter

Country Status (7)

Country Link
US (1) US5959471A (de)
EP (1) EP0905597B1 (de)
JP (1) JP2960727B2 (de)
KR (1) KR100297036B1 (de)
CN (1) CN1111866C (de)
DE (1) DE69817114T2 (de)
TW (1) TW391010B (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8108891B1 (en) * 1999-04-21 2012-01-31 Mitsubishi Electric Visual Solutions America, Inc. V-chip hours
EP1196888B1 (de) * 2000-05-31 2004-08-04 Koninklijke Philips Electronics N.V. Datenträger mit an den stromverbrauch des datenträgers angepasster stromverbrauchszeit
JP2002237197A (ja) 2001-02-14 2002-08-23 Mitsubishi Electric Corp 半導体記憶装置
KR100430344B1 (ko) * 2002-03-22 2004-05-04 주식회사 케이이씨 바이어스 회로
US6930949B2 (en) * 2002-08-26 2005-08-16 Micron Technology, Inc. Power savings in active standby mode
US7099204B1 (en) * 2005-03-23 2006-08-29 Spansion Llc Current sensing circuit with a current-compensated drain voltage regulation
DE102005037872A1 (de) * 2005-08-10 2007-02-15 Siemens Ag Spannungsregleranordnung mit geringem Ruhestrom
WO2007058088A1 (ja) * 2005-11-17 2007-05-24 Nec Corporation 半導体集積回路
US7583135B2 (en) * 2006-10-03 2009-09-01 Analog Devices, Inc. Auto-nulled bandgap reference system and strobed bandgap reference circuit
KR101212736B1 (ko) 2007-09-07 2012-12-14 에스케이하이닉스 주식회사 코어전압 발생회로
JP5412190B2 (ja) * 2009-06-29 2014-02-12 ルネサスエレクトロニクス株式会社 半導体集積回路装置
DE102013207324A1 (de) * 2012-05-11 2013-11-14 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung und elektronisches Gerät
US20150185750A1 (en) * 2012-07-05 2015-07-02 Stefan Langemeyer Method and Apparatus for monitoring an energy feed-in point of an energy supply grid

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1227970B (it) * 1988-10-31 1991-05-20 Sgs Thomson Microelectronics Metodo per la riduzione della potenza assorbita da un circuito integrato di interfaccia, predisposto a riposo, incorporato in una centralina telefonica e collegato ad una linea telefonica d'utente, e dispositivo circuitale operante secondo tale metodo
JPH0447591A (ja) * 1990-06-14 1992-02-17 Mitsubishi Electric Corp 半導体集積回路装置
GB2260833A (en) * 1991-10-22 1993-04-28 Burr Brown Corp Reference voltage circuit allowing fast power-up
JP3271086B2 (ja) * 1992-09-29 2002-04-02 ソニー株式会社 固体撮像素子の駆動回路
JPH06177766A (ja) * 1992-12-04 1994-06-24 Toshiba Corp Ｄ／ａ変換回路
US5473273A (en) * 1993-10-15 1995-12-05 Xerox Corporation Maximum/minimum hold circuit
JPH08298462A (ja) * 1995-04-27 1996-11-12 Nec Corp 半導体装置
US5793231A (en) * 1997-04-18 1998-08-11 Northern Telecom Limited Current memory cell having bipolar transistor configured as a current source and using field effect transistor (FET) for current trimming

Also Published As

Publication number Publication date
CN1111866C (zh) 2003-06-18
EP0905597A1 (de) 1999-03-31
TW391010B (en) 2000-05-21
CN1215212A (zh) 1999-04-28
KR100297036B1 (ko) 2001-09-06
JP2960727B2 (ja) 1999-10-12
KR19990030085A (ko) 1999-04-26
DE69817114T2 (de) 2004-06-09
EP0905597B1 (de) 2003-08-13
JPH11175172A (ja) 1999-07-02
US5959471A (en) 1999-09-28

Similar Documents

Publication Publication Date Title
DE69611977D1 (de) Verfahren und Vorrichtung zur Vermeidung von Fehlerstrom
DE69840531D1 (de) Vorrichtung und verfahren zur ermittlung des gesichtsfeldes
DE69804808D1 (de) Verfahren und vorrichtung zur reduzierung von verunreinigungen
DE69532091D1 (de) Verfahren und Vorrichtung zur Durchführung von Messungen
DE69534216D1 (de) Verfahren und vorrichtung zur unterteilung physischer netzbetriebsmittel
DE69940445D1 (de) Verfahren und Vorrichtung zur Editierung von skizzierten Kurven
DE69718453D1 (de) Verfahren und vorrichtung zur batterieladung
DE59705936D1 (de) Verfahren und Vorrichtung zur Förderung von Gegenständen
DE69733463D1 (de) Vorrichtung und verfahren zur rahmung von paketen
DE69836540D1 (de) Verfahren und vorrichtung zur ausführung von bildverbesserungen
DE59705591D1 (de) Verfahren und vorrichtung zur qualitativen beurteilung von bearbeitetem material
DE50012472D1 (de) Verfahren und Vorrichtung zur Spannungsregelung
DE69800995T2 (de) Verfahren und vorrichtung zur direkten umsetzung von uranhexafluorid in uranoxid
DE69719477T2 (de) Vorrichtung und Verfahren zur Eingabe von Buchstaben
DE69522327D1 (de) Verfahren und vorrichtung zur richtungsbestimmung
DE69900454T2 (de) Verfahren und vorrichtung zur vernichtung von erdverlegten gegenständen
DE69831577D1 (de) Verfahren und vorrichtung zur schlammabführung
DE69818981D1 (de) Vorrichtung und verfahren zur kristallisation
DE69714484T2 (de) Vorrichtung und Verfahren zur Koordinateneingabe
DE69817114D1 (de) Verfahren und Vorrichtung zur Reduzierung des Vorspannungsstromes in einem Referenzspannungkonstanter
DE69719784D1 (de) Vorrichtung und verfahren zur markierung von defekten
DE69709558T2 (de) Vorrichtung und Verfahren zur Verbesserung von Teilchenoberflächen
DE69726691D1 (de) Verfahren und Vorrichtung zur Granulierung von Pulver
DE69631163D1 (de) Vorrichtung und verfahren zur reduzierung des magnetischen feldes und deren verwendung
DE69308043T2 (de) Kontinuierliches verfahren und vorrichtung zur halogenierung von elastomeren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE