DE69708933D1 - Adressenuebersetzung in rechnerbusbrueckegeraeten - Google Patents

Adressenuebersetzung in rechnerbusbrueckegeraeten

Info

Publication number
DE69708933D1
DE69708933D1 DE69708933T DE69708933T DE69708933D1 DE 69708933 D1 DE69708933 D1 DE 69708933D1 DE 69708933 T DE69708933 T DE 69708933T DE 69708933 T DE69708933 T DE 69708933T DE 69708933 D1 DE69708933 D1 DE 69708933D1
Authority
DE
Germany
Prior art keywords
address translation
bus bridge
computer bus
bridge devices
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69708933T
Other languages
English (en)
Other versions
DE69708933T2 (de
Inventor
J Jander
L Solomon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Logic FSI Corp
Original Assignee
Symbios Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Symbios Inc filed Critical Symbios Inc
Publication of DE69708933D1 publication Critical patent/DE69708933D1/de
Application granted granted Critical
Publication of DE69708933T2 publication Critical patent/DE69708933T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46Interconnection of networks
    • H04L12/4604LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/462LAN interconnection over a bridge based backbone
    • H04L12/4625Single bridge functionality, e.g. connection of two networks over a single bridge
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension
    • G06F12/063Address space extension for I/O modules, e.g. memory mapped I/O
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/404Coupling between buses using bus bridges with address mapping
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46Interconnection of networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
DE69708933T 1996-09-10 1997-09-09 Adressenuebersetzung in rechnerbusbrueckegeraeten Expired - Lifetime DE69708933T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/707,935 US5857080A (en) 1996-09-10 1996-09-10 Apparatus and method for address translation in bus bridge devices
PCT/US1997/015884 WO1998011490A1 (en) 1996-09-10 1997-09-09 Address translation in computer bus bridge devices

Publications (2)

Publication Number Publication Date
DE69708933D1 true DE69708933D1 (de) 2002-01-17
DE69708933T2 DE69708933T2 (de) 2002-04-04

Family

ID=24843745

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69708933T Expired - Lifetime DE69708933T2 (de) 1996-09-10 1997-09-09 Adressenuebersetzung in rechnerbusbrueckegeraeten

Country Status (5)

Country Link
US (2) US5857080A (de)
EP (1) EP1012734B1 (de)
AU (1) AU4260297A (de)
DE (1) DE69708933T2 (de)
WO (1) WO1998011490A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5805835A (en) * 1996-07-15 1998-09-08 Micron Electronics, Inc. Parallel architecture computer system and method
US5857080A (en) * 1996-09-10 1999-01-05 Lsi Logic Corporation Apparatus and method for address translation in bus bridge devices
US6230219B1 (en) * 1997-11-10 2001-05-08 International Business Machines Corporation High performance multichannel DMA controller for a PCI host bridge with a built-in cache
USRE42761E1 (en) 1997-12-31 2011-09-27 Crossroads Systems, Inc. Storage router and method for providing virtual local storage
US5941972A (en) * 1997-12-31 1999-08-24 Crossroads Systems, Inc. Storage router and method for providing virtual local storage
US7007126B2 (en) * 1998-02-13 2006-02-28 Intel Corporation Accessing a primary bus messaging unit from a secondary bus through a PCI bridge
US6223299B1 (en) * 1998-05-04 2001-04-24 International Business Machines Corporation Enhanced error handling for I/O load/store operations to a PCI device via bad parity or zero byte enables
US6408371B1 (en) 1999-01-29 2002-06-18 Micron Technology, Inc. Device to access memory based on a programmable page limit
US6684304B2 (en) * 1999-01-29 2004-01-27 Micron Technology, Inc. Method to access memory based on a programmable page limit
US6457068B1 (en) 1999-08-30 2002-09-24 Intel Corporation Graphics address relocation table (GART) stored entirely in a local memory of an expansion bridge for address translation
US6804232B1 (en) 2000-03-27 2004-10-12 Bbnt Solutions Llc Personal area network with automatic attachment and detachment
US6920519B1 (en) * 2000-05-10 2005-07-19 International Business Machines Corporation System and method for supporting access to multiple I/O hub nodes in a host bridge
US6535947B1 (en) 2000-05-30 2003-03-18 International Business Machines Corporation Methods, systems and computer program products for logically segmenting devices on a universal serial bus
US6842454B2 (en) * 2001-03-14 2005-01-11 Schneider Automation Inc. Method and system for device addressing on a computer network
US6961775B2 (en) * 2001-04-04 2005-11-01 Sun Microsystems, Inc. Method, system, and program for enabling communication between devices using different address formats
FI20011257A0 (fi) * 2001-06-13 2001-06-13 Nokia Corp Menetelmä väylän mukauttamiseksi ja väylä
US20030023803A1 (en) * 2001-07-24 2003-01-30 Zatorski Richard A. Bus bridge circuit including audio logic and an addressable register for storing an address bit used when the audio logic accesses digital data, and method for initializing a chip set including the bus bridge circuit
US7421257B1 (en) 2001-11-30 2008-09-02 Stragent, Llc Receiver scheduling in ad hoc wireless networks
JP4198376B2 (ja) * 2002-04-02 2008-12-17 Necエレクトロニクス株式会社 バスシステム及びバスシステムを含む情報処理システム
US7505457B2 (en) * 2004-04-22 2009-03-17 Sony Computer Entertainment Inc. Method and apparatus for providing an interconnection network function
US8423682B2 (en) * 2005-12-30 2013-04-16 Intel Corporation Address space emulation
JP4869714B2 (ja) * 2006-01-16 2012-02-08 株式会社ソニー・コンピュータエンタテインメント 情報処理装置、信号伝送方法、およびブリッジ
US8817810B2 (en) * 2012-06-27 2014-08-26 Nxp B.V. Communications apparatus, system and method with error mitigation
US10284247B2 (en) 2013-06-10 2019-05-07 Nxp B.V. System and method for bit processing in a central network component
JP7087836B2 (ja) * 2018-08-29 2022-06-21 トヨタ自動車株式会社 車両制御システム、制御装置、マネージャ、方法、プログラム、アクチュエータシステム、および車両

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4356549A (en) * 1980-04-02 1982-10-26 Control Data Corporation System page table apparatus
JPS6017130B2 (ja) * 1980-06-06 1985-05-01 日本電気株式会社 アドレス制御装置
US4683534A (en) * 1985-06-17 1987-07-28 Motorola, Inc. Method and apparatus for interfacing buses of different sizes
US4855905A (en) * 1987-04-29 1989-08-08 International Business Machines Corporation Multiprotocol I/O communications controller unit including emulated I/O controllers and tables translation of common commands and device addresses
US4799187A (en) * 1987-07-30 1989-01-17 Wang Laboratories, Inc. Memory address generator with device address type specifier
US5101339A (en) * 1987-08-10 1992-03-31 Tandon Corporation Computer address modification system using writable mapping and page stores
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
US5109332A (en) * 1988-09-09 1992-04-28 Compaq Computer Corporation System for controlling the transferring of different widths of data using two different sets of address control and state information signals
US4933938A (en) * 1989-03-22 1990-06-12 Hewlett-Packard Company Group address translation through a network bridge
EP0443876A3 (en) * 1990-02-23 1992-01-02 Kabushiki Kaisha Toshiba Computer system capable of connecting expansion unit
US5388227A (en) * 1990-08-14 1995-02-07 Nexgen Microsystems Transparent data bus sizing
JPH087717B2 (ja) * 1991-09-03 1996-01-29 富士通株式会社 動的アドレス変換処理装置
US5617554A (en) * 1992-02-10 1997-04-01 Intel Corporation Physical address size selection and page size selection in an address translator
US5390173A (en) * 1992-10-22 1995-02-14 Digital Equipment Corporation Packet format in hub for packet data communications system
JPH06231047A (ja) * 1993-02-05 1994-08-19 Fujitsu Ltd アドレス変換方法および装置
US5448703A (en) * 1993-05-28 1995-09-05 International Business Machines Corporation Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus
US5448521A (en) * 1993-11-12 1995-09-05 International Business Machines Corporation Connecting a short word length non-volatile memory to a long word length address/data multiplexed bus
US5611054A (en) * 1994-03-18 1997-03-11 Intel Corporation Method and apparatus for decoding and recoding of addresses
JPH0844655A (ja) * 1994-06-20 1996-02-16 Internatl Business Mach Corp <Ibm> マルチプル・バス情報処理システムのアドレス空間の拡張
JP2625385B2 (ja) * 1994-06-30 1997-07-02 日本電気株式会社 マルチプロセッサシステム
CA2160499A1 (en) * 1994-11-30 1996-05-31 Patrick Maurice Bland Bridge between buses in a system having a plurality of buses with different memory addressing capacities and having an arrangement for reallocating memory segments within the system memory map
US5592631A (en) * 1995-05-02 1997-01-07 Apple Computer, Inc. Bus transaction reordering using side-band information signals
US5857080A (en) * 1996-09-10 1999-01-05 Lsi Logic Corporation Apparatus and method for address translation in bus bridge devices

Also Published As

Publication number Publication date
AU4260297A (en) 1998-04-02
US5857080A (en) 1999-01-05
WO1998011490A1 (en) 1998-03-19
EP1012734B1 (de) 2001-12-05
DE69708933T2 (de) 2002-04-04
EP1012734A1 (de) 2000-06-28
US6189062B1 (en) 2001-02-13

Similar Documents

Publication Publication Date Title
DE69708933D1 (de) Adressenuebersetzung in rechnerbusbrueckegeraeten
DE69629800D1 (de) Adressenübersetzungsbuffer in einem rechnersystem
DE69531933D1 (de) Busarchitektur in hochgradiger pipeline-ausführung
DE69711540T2 (de) Lösungsmittel-getrocknete Polysaccharidschwämme
DE69407434T2 (de) Datenspeicher/prozessorbus
IT1267375B1 (it) Elaboratore elettronico
DE69825350D1 (de) Verzweigungsvorhersage in Rechnersystem
NO950780L (no) Datamaskin-system
KR960011629A (ko) 컴퓨터 시스템
DE69622830D1 (de) Asynchrone Busbrücke
DE69426355T2 (de) Umfangreiche Datenbusarchitektur
DE69718710T2 (de) Busbrückenanordnung
DE69410617D1 (de) Datenbus
DE69729782D1 (de) Busarbiter
DE29618083U1 (de) EDV-System-Koffer
DE29603765U1 (de) Computergehäuse
DE29612671U1 (de) Computertisch
DE29614996U1 (de) Computertisch
DE9401645U1 (de) Rechner
DE29709697U1 (de) Niederflurbus
KR960008281U (ko) 버스 승차대
FR2764408B1 (fr) Ordinateur securise
KR950020628U (ko) 병렬 공용 버스에서의 에스디엘시 데이타 스위칭 장치
KR980003243U (ko) 버스 승차대
KR960024612U (ko) 컴퓨터 시스템 인터페이스 확장장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: FIENER, J., PAT.-ANW., 87719 MINDELHEIM