DE69600591D1 - Halbleiterspeicheranordnung - Google Patents

Halbleiterspeicheranordnung

Info

Publication number
DE69600591D1
DE69600591D1 DE69600591T DE69600591T DE69600591D1 DE 69600591 D1 DE69600591 D1 DE 69600591D1 DE 69600591 T DE69600591 T DE 69600591T DE 69600591 T DE69600591 T DE 69600591T DE 69600591 D1 DE69600591 D1 DE 69600591D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69600591T
Other languages
English (en)
Other versions
DE69600591T2 (de
Inventor
Tomohisa Wada
Motomu Ukita
Toshihiko Hirose
Eiichi Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of DE69600591D1 publication Critical patent/DE69600591D1/de
Publication of DE69600591T2 publication Critical patent/DE69600591T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
DE69600591T 1995-12-08 1996-06-07 Halbleiterspeicheranordnung Expired - Fee Related DE69600591T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7320360A JPH09162305A (ja) 1995-12-08 1995-12-08 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE69600591D1 true DE69600591D1 (de) 1998-10-08
DE69600591T2 DE69600591T2 (de) 1999-03-04

Family

ID=18120613

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69600591T Expired - Fee Related DE69600591T2 (de) 1995-12-08 1996-06-07 Halbleiterspeicheranordnung
DE69606170T Expired - Fee Related DE69606170T2 (de) 1995-12-08 1996-06-07 Halbleiterspeicheranordnung

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69606170T Expired - Fee Related DE69606170T2 (de) 1995-12-08 1996-06-07 Halbleiterspeicheranordnung

Country Status (4)

Country Link
US (1) US5808930A (de)
EP (2) EP0778580B1 (de)
JP (1) JPH09162305A (de)
DE (2) DE69600591T2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3085241B2 (ja) * 1997-04-11 2000-09-04 日本電気株式会社 半導体記憶装置
US5896310A (en) * 1997-12-24 1999-04-20 Texas Instruments Incorporated Multiple bank memory with over-the-array conductors programmable for providing either column factor or y-decoder power connectivity
US6084820A (en) * 1999-01-06 2000-07-04 Virage Logic Corporation Dual port memory device with vertical shielding
US5966317A (en) * 1999-02-10 1999-10-12 Lucent Technologies Inc. Shielded bitlines for static RAMs
DE19908205C1 (de) * 1999-02-25 2000-04-13 Siemens Ag Integrierter Speicher
JP2002184870A (ja) 2000-12-18 2002-06-28 Mitsubishi Electric Corp スタティック型半導体記憶装置
US6664634B2 (en) * 2001-03-15 2003-12-16 Micron Technology, Inc. Metal wiring pattern for memory devices
DE10124752B4 (de) * 2001-05-21 2006-01-12 Infineon Technologies Ag Schaltungsanordnung zum Auslesen und zum Speichern von binären Speicherzellensignalen
US6400629B1 (en) * 2001-06-29 2002-06-04 International Business Machines Corporation System and method for early write to memory by holding bitline at fixed potential
KR100572322B1 (ko) * 2003-11-27 2006-04-19 삼성전자주식회사 반도체메모리장치의 비트라인 감지증폭블록의 레이아웃구조
KR100610020B1 (ko) * 2005-01-13 2006-08-08 삼성전자주식회사 반도체 메모리 장치에서의 셀 파워 스위칭 회로와 그에따른 셀 파워 전압 인가방법
US7286438B2 (en) * 2005-04-12 2007-10-23 Integrated Device Technology, Inc. Dual port memory cell with reduced coupling capacitance and small cell size
JP2007123652A (ja) * 2005-10-31 2007-05-17 Renesas Technology Corp 半導体装置およびその製造方法
KR101231242B1 (ko) * 2005-12-29 2013-02-08 매그나칩 반도체 유한회사 이웃한 비트라인간 캐패시티브 커플링노이즈를 방지한에스램셀
US20070246088A1 (en) * 2006-04-25 2007-10-25 Rennie Donald J Automatic, touchless, exterior rollover vehicle wash machine and system
JP2007311499A (ja) * 2006-05-17 2007-11-29 Nec Electronics Corp 半導体装置
JP2010109101A (ja) * 2008-10-29 2010-05-13 Elpida Memory Inc 半導体装置
KR102666075B1 (ko) * 2016-12-16 2024-05-14 삼성전자주식회사 메모리 장치 및 메모리 장치의 도전 라인들의 배치 방법
US20210295893A1 (en) * 2018-12-10 2021-09-23 Etron Technology, Inc. Sustainable dram having principle power supply voltage unified with logic circuit
US11302383B2 (en) * 2018-12-10 2022-04-12 Etron Technology, Inc. Dynamic memory with sustainable storage architecture
US12068020B2 (en) * 2018-12-10 2024-08-20 Etron Technology, Inc. Dynamic memory with sustainable storage architecture and clean up circuit
US11798613B2 (en) 2018-12-10 2023-10-24 Etron Technology, Inc. Dynamic memory with long retention time
US10985162B2 (en) 2018-12-14 2021-04-20 John Bennett System for accurate multiple level gain cells
US10950277B1 (en) * 2019-10-18 2021-03-16 Micron Technology, Inc. Signal line layouts including shields, and related methods, devices, and systems

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3101802A1 (de) * 1981-01-21 1982-08-19 Siemens AG, 1000 Berlin und 8000 München Monolithisch integrierter halbleiterspeicher
JPH0666442B2 (ja) * 1985-03-08 1994-08-24 三菱電機株式会社 半導体メモリ装置
JPS6413290A (en) * 1987-07-07 1989-01-18 Oki Electric Ind Co Ltd Semiconductor memory
US5264743A (en) * 1989-12-08 1993-11-23 Hitachi, Ltd. Semiconductor memory operating with low supply voltage
JP2982920B2 (ja) * 1990-07-10 1999-11-29 三菱電機株式会社 半導体記憶装置
JP2624569B2 (ja) * 1990-10-22 1997-06-25 シャープ株式会社 読出し専用メモリ
JP3249871B2 (ja) * 1993-12-22 2002-01-21 三菱電機株式会社 半導体記憶装置

Also Published As

Publication number Publication date
EP0778580A1 (de) 1997-06-11
DE69606170D1 (de) 2000-02-17
US5808930A (en) 1998-09-15
EP0813208A2 (de) 1997-12-17
EP0813208B1 (de) 2000-01-12
EP0813208A3 (de) 1998-01-07
DE69600591T2 (de) 1999-03-04
JPH09162305A (ja) 1997-06-20
DE69606170T2 (de) 2000-06-15
EP0778580B1 (de) 1998-09-02

Similar Documents

Publication Publication Date Title
DE69603632D1 (de) Halbleiter-Speicheranordnung
DE69509931D1 (de) Halbleiterspeicheranordnung
DE69521159D1 (de) Halbleiterspeicheranordnung
DE69615783D1 (de) Halbleiterspeicheranordnung
DE69623832D1 (de) Halbleiterspeicheranordnung
DE69610457D1 (de) Halbleitervorrichtung
KR970004020A (ko) 반도체장치
KR970005998A (ko) 반도체 장치
DE69422901D1 (de) Halbleiterspeicheranordnung
DE69637344D1 (de) Halbleiterspeicher
DE69512700D1 (de) Halbleiterspeicheranordnung
DE69623376D1 (de) Halbleiterspeicheranordnung
DE69606170D1 (de) Halbleiterspeicheranordnung
DE69631940D1 (de) Halbleitervorrichtung
DE59607521D1 (de) Halbleiter-Bauelement-Konfiguration
KR960012510A (ko) 반도체 메모리 장치
DE4407210B4 (de) Halbleiterspeicherbauelementaufbau
DE69629068D1 (de) Halbleiterspeicheranordnung
DE69427443D1 (de) Halbleiterspeicheranordnung
DE69432846D1 (de) Halbleiterspeichereinrichtung
DE69624297D1 (de) Halbleiterspeicheranordnung
DE69616710D1 (de) Halbleiterspeicher
DE19681689T1 (de) Gesichertes Halbleiterbauelement
DE69427107D1 (de) Halbleiterspeicheranordnung
DE69521066D1 (de) Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee