DE69531657T2 - Integrierte Schaltung mit Prüfungspfad - Google Patents

Integrierte Schaltung mit Prüfungspfad Download PDF

Info

Publication number
DE69531657T2
DE69531657T2 DE69531657T DE69531657T DE69531657T2 DE 69531657 T2 DE69531657 T2 DE 69531657T2 DE 69531657 T DE69531657 T DE 69531657T DE 69531657 T DE69531657 T DE 69531657T DE 69531657 T2 DE69531657 T2 DE 69531657T2
Authority
DE
Germany
Prior art keywords
circuit
test
integrated circuit
unit
units
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69531657T
Other languages
German (de)
English (en)
Other versions
DE69531657D1 (de
Inventor
Rohit L. Bhuva
Bao Tran
James L. Conner
Michael Overlaur
Tracy S. Paulsen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69531657D1 publication Critical patent/DE69531657D1/de
Publication of DE69531657T2 publication Critical patent/DE69531657T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/31712Input or output aspects
    • G01R31/31715Testing of input or output circuits; test of circuitry between the I/C pins and the functional core, e.g. testing of input or output driver, receiver, buffer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/31712Input or output aspects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505Test of Modular systems, e.g. Wafers, MCM's
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B26/00Optical devices or arrangements for the control of light using movable or deformable optical elements
    • G02B26/08Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light
    • G02B26/0816Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements
    • G02B26/0833Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD
    • G02B26/0841Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD the reflecting element being moved or deformed by electrostatic means
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/273Tester hardware, i.e. output processing circuits
    • G06F11/2733Test interface between tester and unit under test

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Tests Of Electronic Circuits (AREA)
DE69531657T 1994-11-30 1995-11-28 Integrierte Schaltung mit Prüfungspfad Expired - Lifetime DE69531657T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/347,021 US5648730A (en) 1994-11-30 1994-11-30 Large integrated circuit with modular probe structures
US347021 1994-11-30

Publications (2)

Publication Number Publication Date
DE69531657D1 DE69531657D1 (de) 2003-10-09
DE69531657T2 true DE69531657T2 (de) 2004-07-29

Family

ID=23362000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69531657T Expired - Lifetime DE69531657T2 (de) 1994-11-30 1995-11-28 Integrierte Schaltung mit Prüfungspfad

Country Status (6)

Country Link
US (2) US5648730A (enExample)
EP (1) EP0715178B1 (enExample)
JP (1) JP3883598B2 (enExample)
KR (1) KR960019643A (enExample)
DE (1) DE69531657T2 (enExample)
TW (1) TW320756B (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5619461A (en) * 1995-07-28 1997-04-08 Micron Quantum Devices, Inc. Memory system having internal state monitoring circuit
US5657284A (en) 1995-09-19 1997-08-12 Micron Technology, Inc. Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices
US5965902A (en) 1995-09-19 1999-10-12 Micron Technology Method and apparatus for testing of dielectric defects in a packaged semiconductor memory device
US6229296B1 (en) 1996-02-27 2001-05-08 Micron Technology, Inc. Circuit and method for measuring and forcing an internal voltage of an integrated circuit
US5977763A (en) * 1996-02-27 1999-11-02 Micron Technology, Inc. Circuit and method for measuring and forcing an internal voltage of an integrated circuit
US6946863B1 (en) 1998-02-27 2005-09-20 Micron Technology, Inc. Circuit and method for measuring and forcing an internal voltage of an integrated circuit
JPH11354594A (ja) * 1998-06-08 1999-12-24 Mitsubishi Electric Corp 半導体装置
US6163867A (en) * 1998-08-28 2000-12-19 Hewlett-Packard Company Input-output pad testing using bi-directional pads
EP1227502A1 (en) * 2001-01-25 2002-07-31 Alcatel Connection pad arrangements for electronic circuit comprising both functional logic and flash-EEPROM
US7026251B2 (en) * 2001-12-12 2006-04-11 Texas Instruments Incorporated Method of optimized stitching for digital micro-mirror device
US6831772B2 (en) * 2002-02-01 2004-12-14 Analog Devices, Inc. Optical mirror module
US7026646B2 (en) * 2002-06-20 2006-04-11 Micron Technology, Inc. Isolation circuit
US6967348B2 (en) * 2002-06-20 2005-11-22 Micron Technology, Inc. Signal sharing circuit with microelectric die isolation features
DE102004059505B4 (de) * 2004-12-10 2014-06-18 X-Fab Semiconductor Foundries Ag Anordnung zum Test von eingebetteten Schaltungen mit Hilfe von Testinseln
DE102004059506B3 (de) * 2004-12-10 2006-08-17 X-Fab Semiconductor Foundries Ag Anordnung zum Test von eingebetteten Schaltungen mit Hilfe einer separaten Versorgungsspannung

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4244048A (en) * 1978-12-29 1981-01-06 International Business Machines Corporation Chip and wafer configuration and testing method for large-scale-integrated circuits
JPS58115372A (ja) * 1981-12-29 1983-07-09 Fujitsu Ltd 半導体装置試験回路
JPS60115099A (ja) * 1983-11-25 1985-06-21 Fujitsu Ltd 半導体記憶装置
US5061049A (en) * 1984-08-31 1991-10-29 Texas Instruments Incorporated Spatial light modulator and method
US4687989A (en) * 1984-11-01 1987-08-18 Thomson Components-Mostek Corp. CMOS powerless rom code mask option select
DE3526485A1 (de) * 1985-07-24 1987-02-05 Heinz Krug Schaltungsanordnung zum pruefen integrierter schaltungseinheiten
US4701921A (en) * 1985-10-23 1987-10-20 Texas Instruments Incorporated Modularized scan path for serially tested logic circuit
US4710931A (en) * 1985-10-23 1987-12-01 Texas Instruments Incorporated Partitioned scan-testing system
US5214655A (en) * 1986-09-26 1993-05-25 General Electric Company Integrated circuit packaging configuration for rapid customized design and unique test capability
US4970454A (en) * 1986-12-09 1990-11-13 Texas Instruments Incorporated Packaged semiconductor device with test circuits for determining fabrication parameters
US5008727A (en) * 1988-01-22 1991-04-16 Matsushita Electric Industrial Co., Ltd. Standard cell having test pad for probing and semiconductor integrated circuit device containing the standard cells
DE68909075T2 (de) 1988-03-16 1994-04-07 Texas Instruments Inc Spatialer Lichtmodulator mit Anwendungsverfahren.
US4956602A (en) * 1989-02-14 1990-09-11 Amber Engineering, Inc. Wafer scale testing of redundant integrated circuit dies
US5079544A (en) * 1989-02-27 1992-01-07 Texas Instruments Incorporated Standard independent digitized video system
US5051996A (en) * 1989-03-27 1991-09-24 The United States Of America As Represented By The United States Department Of Energy Built-in-test by signature inspection (bitsi)
US5107208A (en) * 1989-12-19 1992-04-21 North American Philips Corporation System for partitioning and testing submodule circuits of an integrated circuit
US5105369A (en) * 1989-12-21 1992-04-14 Texas Instruments Incorporated Printing system exposure module alignment method and apparatus of manufacture
US5187712A (en) * 1990-02-26 1993-02-16 At&T Bell Laboratories Pseudo-exhaustive self-test technique
JP3381929B2 (ja) * 1990-12-27 2003-03-04 株式会社東芝 半導体装置
JP3179595B2 (ja) * 1992-11-12 2001-06-25 株式会社日立製作所 半導体集積回路装置およびその製造方法
US5705299A (en) 1992-12-16 1998-01-06 Texas Instruments Incorporated Large die photolithography

Also Published As

Publication number Publication date
JP3883598B2 (ja) 2007-02-21
KR960019643A (ko) 1996-06-17
EP0715178A3 (en) 1998-01-28
US5648730A (en) 1997-07-15
TW320756B (enExample) 1997-11-21
DE69531657D1 (de) 2003-10-09
EP0715178A2 (en) 1996-06-05
JPH08222612A (ja) 1996-08-30
EP0715178B1 (en) 2003-09-03
US5825194A (en) 1998-10-20

Similar Documents

Publication Publication Date Title
DE69531657T2 (de) Integrierte Schaltung mit Prüfungspfad
DE69322608T2 (de) Programmierbare logische Vorrichtungen mit Ersatzschaltungen zum Ersatz von Defekten
DE69802927T2 (de) Redundanzschaltung für programmierbare logikanordnung mit verschachtelten eingangsschaltkreisen
EP0212208B1 (de) Schaltungsanordnung zum Prüfen integrierter Schaltungseinheiten
DE602004007503T2 (de) REKONFIGURIERBARE ARCHITEKTUR FÜR SOCs
DE3587715T2 (de) Integrierte Schaltung.
DE69631658T2 (de) Verfahren und gerät zur prüfung einer megazelle in einem asic unter verwendung von jtag
DE69326710T2 (de) Halbleiteranordnung mit Kurzschlussschaltkreis für einen Spannungsstresstest
DE69705955T2 (de) Verfahren und vorrichtung zum zugriff auf inneren prüfschaltungen in einer integrierten schaltung
DE69126848T2 (de) Integrierte Halbleiterschaltung
DE69323681T2 (de) Stressprüfung für Speichernetzwerke in integrierten Schaltungen
DE69429741T2 (de) Analoge, selbstständige Prüfbusstruktur zum Testen integrierter Schaltungen auf einer gedruckten Leiterplatte
DE69628034T2 (de) Hochimpedanzmodus für jtag
DE3029883A1 (de) Schieberegister fuer pruef- und test-zwecke
DE19729163A1 (de) System und Verfahren zur Abtaststeuerung einer programmierbaren Sicherungsschaltung in einer integrierten Schaltung
EP0503117A1 (de) Prozessorschaltung
DE69433542T2 (de) Prüfung, sequenziellogischer Schaltung auf grund einer kombinatorischen Logikschaltungsveränderung
EP1205938A2 (de) Integrierte Schaltung mit Testbetriebsart und Verfahren zum Testen einer Vielzahl solcher integrierter Schaltungen
DE69724318T2 (de) Prüfung und Reparatur einer eingebetteten Speicherschaltung
DE69211862T2 (de) Zellenvermittlungsmodul und -netz mit vereinfachtem Prüfverfahren
DE10032256C2 (de) Chip-ID-Register-Anordnung
EP0214508B1 (de) Integrierter Halbleiterspeicher
EP0186040A1 (de) Integrierter Halbleiterspeicher
DE69122001T2 (de) Integrierte Schaltung mit einer Standardzelle, einer Anwendungszelle und einer Prüfzelle
DE69030359T2 (de) Anordnung zum Aufteilen und Testen von Submodulschaltkreisen von integrierten Schaltkreisen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition