DE69426410D1 - Halbleitervorrichtung mit Lötstellen und Verfahren zur Herstellung - Google Patents
Halbleitervorrichtung mit Lötstellen und Verfahren zur HerstellungInfo
- Publication number
- DE69426410D1 DE69426410D1 DE69426410T DE69426410T DE69426410D1 DE 69426410 D1 DE69426410 D1 DE 69426410D1 DE 69426410 T DE69426410 T DE 69426410T DE 69426410 T DE69426410 T DE 69426410T DE 69426410 D1 DE69426410 D1 DE 69426410D1
- Authority
- DE
- Germany
- Prior art keywords
- manufacture
- semiconductor device
- solder joints
- solder
- joints
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0391—Using different types of conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/049—Wire bonding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0574—Stacked resist layers used for different processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
- H05K2203/1377—Protective layers
- H05K2203/1394—Covering open PTHs, e.g. by dry film resist or by metal disc
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Structure Of Printed Boards (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP29032793 | 1993-11-19 | ||
JP6055806A JPH07193166A (ja) | 1993-11-19 | 1994-03-25 | 半田バンプ付き半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69426410D1 true DE69426410D1 (de) | 2001-01-18 |
DE69426410T2 DE69426410T2 (de) | 2001-06-07 |
Family
ID=26396720
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69426410T Expired - Fee Related DE69426410T2 (de) | 1993-11-19 | 1994-09-07 | Halbleitervorrichtung mit Lötstellen und Verfahren zur Herstellung |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0654818B9 (de) |
JP (1) | JPH07193166A (de) |
KR (1) | KR100339252B1 (de) |
DE (1) | DE69426410T2 (de) |
TW (1) | TW243550B (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2164226T3 (es) * | 1996-12-20 | 2002-02-16 | Cit Alcatel | Procedimiento para producir soportes distanciadores metalicos en una placa de circuito impreso. |
US6303878B1 (en) | 1997-07-24 | 2001-10-16 | Denso Corporation | Mounting structure of electronic component on substrate board |
JP2915888B1 (ja) | 1998-01-28 | 1999-07-05 | 日本特殊陶業株式会社 | 配線基板及びその製造方法 |
KR100325242B1 (ko) * | 1998-05-15 | 2002-04-17 | 이택렬 | 반도체소자 및 그 제작방법 |
JP3606785B2 (ja) | 2000-05-26 | 2005-01-05 | 日本特殊陶業株式会社 | 配線基板の製造方法 |
JP2003274294A (ja) | 2002-03-14 | 2003-09-26 | Mitsubishi Electric Corp | 固体撮像装置 |
KR20030075825A (ko) * | 2002-03-21 | 2003-09-26 | 주식회사 심텍 | 테일리스 패턴을 갖는 반도체 패키지용 인쇄회로기판의제조방법 |
KR100584965B1 (ko) | 2003-02-24 | 2006-05-29 | 삼성전기주식회사 | 패키지 기판 및 그 제조 방법 |
JP2006080493A (ja) * | 2004-08-12 | 2006-03-23 | Ricoh Microelectronics Co Ltd | 電極基板 |
CN111491464A (zh) * | 2019-01-29 | 2020-08-04 | 胜宏科技(惠州)股份有限公司 | 一种设有凸焊盘的pcb板制作方法 |
JP6909445B2 (ja) * | 2019-04-22 | 2021-07-28 | 株式会社安川電機 | 電子機器、電子機器の製造方法、プリント基板、プリント基板の製造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3312725A1 (de) * | 1983-04-08 | 1984-10-11 | Siemens AG, 1000 Berlin und 8000 München | Bond- und loetbare duennschichtleiterbahnen mit durchkontaktierungen |
US4772523A (en) * | 1987-03-13 | 1988-09-20 | Motorola, Inc. | Stress relief substrate metallization |
US4946563A (en) * | 1988-12-12 | 1990-08-07 | General Electric Company | Process for manufacturing a selective plated board for surface mount components |
JPH03218056A (ja) * | 1990-01-24 | 1991-09-25 | Toshiba Corp | 半導体装置 |
US5126016A (en) * | 1991-02-01 | 1992-06-30 | International Business Machines Corporation | Circuitization of polymeric circuit boards with galvanic removal of chromium adhesion layers |
-
1994
- 1994-03-25 JP JP6055806A patent/JPH07193166A/ja active Pending
- 1994-08-22 KR KR1019940020689A patent/KR100339252B1/ko not_active IP Right Cessation
- 1994-08-24 TW TW083107758A patent/TW243550B/zh active
- 1994-09-07 EP EP94306586A patent/EP0654818B9/de not_active Expired - Lifetime
- 1994-09-07 DE DE69426410T patent/DE69426410T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69426410T2 (de) | 2001-06-07 |
EP0654818A1 (de) | 1995-05-24 |
TW243550B (en) | 1995-03-21 |
JPH07193166A (ja) | 1995-07-28 |
EP0654818B9 (de) | 2002-04-17 |
KR100339252B1 (ko) | 2002-10-11 |
EP0654818B1 (de) | 2000-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69530232D1 (de) | Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung derselben | |
DE69224343D1 (de) | Halbleiteranordnung mit Kühlerstruktur und Verfahren zur Herstellung | |
DE69316810D1 (de) | SiGe-SOI-MOSFET und Verfahren zur Herstellung | |
DE68926986D1 (de) | Halbleiterlaser und Verfahren zur Herstellung desselben | |
DE69739763D1 (de) | Halbleiteranordnung und Verfahren zur Herstellung | |
DE69419871D1 (de) | Doppelt-implantierte MOS-Anordnung mit seitlicher Diffusion und Verfahren zur Herstellung | |
DE69026353D1 (de) | Feldemissionsvorrichtung und Verfahren zur Herstellung derselben | |
DE69327483D1 (de) | Diode und Verfahren zur Herstellung | |
DE69425632D1 (de) | Verfahren zur Herstellung einer kristallisierten Halbleiterschicht und diese verwendender Halbleitervorrichtungen | |
DE69413860D1 (de) | Transistoren und Verfahren zur Herstellung | |
DE69418484D1 (de) | Rippenstoffaenliche vliesstoff und verfahren zur herstellung | |
DE69323827D1 (de) | Diamant-Halbleiter und Verfahren zur Herstellung | |
DE69431023D1 (de) | Halbleiteraufbau und Verfahren zur Herstellung | |
DE69027368D1 (de) | Halbleiterlaser und Verfahren zur Herstellung desselben | |
DE69225005D1 (de) | Wärmeschrumpfbarer Schlauch und Verfahren zur Herstellung | |
DE68916875D1 (de) | Bildanzeigegerät und Verfahren zur Herstellung desselben. | |
DE69426336D1 (de) | Mit Diamant bedecktes Glied und Verfahren zur Herstellung | |
DE69434268D1 (de) | VDMOS-Leistungsbauteil und Verfahren zur Herstellung desselben | |
DE69320572D1 (de) | Dünnfilm-Halbleiteranordnung und Verfahren zur ihrer Herstellung | |
DE69430091D1 (de) | Halbleiterbauelement mit LC-Element und Verfahren zur Herstellung | |
DE69328985D1 (de) | Gate-gesteuerte Diode und Verfahren zur Herstellung derselben | |
DE69304455D1 (de) | Halbleiterlaser und Verfahren zur Herstellung | |
DE69508885D1 (de) | Halbleiterdiode und Verfahren zur Herstellung | |
DE69426410D1 (de) | Halbleitervorrichtung mit Lötstellen und Verfahren zur Herstellung | |
DE69229314D1 (de) | Halbleiteranordnung und Verfahren zur Herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8327 | Change in the person/name/address of the patent owner |
Owner name: CITIZEN WATCH CO., LTD., TOKIO/TOKYO, JP Owner name: AMKOR TECHNOLOGY INC., CHANDLER, ARIZ., US |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: AMKOR TECHNOLOGY INC., CHANDLER, ARIZ., US Owner name: CITIZEN HOLDINGS CO., LTD., NISHITOKYO, TOKIO/, JP |
|
8339 | Ceased/non-payment of the annual fee |