DE69328758D1 - Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren - Google Patents

Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren

Info

Publication number
DE69328758D1
DE69328758D1 DE69328758T DE69328758T DE69328758D1 DE 69328758 D1 DE69328758 D1 DE 69328758D1 DE 69328758 T DE69328758 T DE 69328758T DE 69328758 T DE69328758 T DE 69328758T DE 69328758 D1 DE69328758 D1 DE 69328758D1
Authority
DE
Germany
Prior art keywords
production
mos transistors
soi bipolar
soi
bipolar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69328758T
Other languages
English (en)
Other versions
DE69328758T2 (de
Inventor
Bor-Yuan Hwang
Juergen A Foerstner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE69328758D1 publication Critical patent/DE69328758D1/de
Application granted granted Critical
Publication of DE69328758T2 publication Critical patent/DE69328758T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73Bipolar junction transistors
    • H01L29/7317Bipolar thin film transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8248Combination of bipolar and field-effect technology
    • H01L21/8249Bipolar and MOS technology
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/78654Monocrystalline silicon transistors
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/009Bi-MOS
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/15Silicon on sapphire SOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
DE69328758T 1992-10-05 1993-08-26 Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren Expired - Fee Related DE69328758T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/956,224 US5273915A (en) 1992-10-05 1992-10-05 Method for fabricating bipolar junction and MOS transistors on SOI

Publications (2)

Publication Number Publication Date
DE69328758D1 true DE69328758D1 (de) 2000-07-06
DE69328758T2 DE69328758T2 (de) 2000-11-30

Family

ID=25497950

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69328758T Expired - Fee Related DE69328758T2 (de) 1992-10-05 1993-08-26 Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren

Country Status (4)

Country Link
US (1) US5273915A (de)
EP (1) EP0591672B1 (de)
JP (1) JP3504695B2 (de)
DE (1) DE69328758T2 (de)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5341023A (en) * 1992-06-18 1994-08-23 International Business Machines Corporation Novel vertical-gate CMOS compatible lateral bipolar transistor
US5525533A (en) * 1993-06-03 1996-06-11 United Technologies Corporation Method of making a low voltage coefficient capacitor
EP0632490A3 (de) * 1993-07-02 1996-09-11 Siemens Ag Herstellungsverfahren für lateralen Bipolartransistor.
EP0632489A3 (de) * 1993-07-02 1996-09-11 Siemens Ag Herstellungsverfahren für lateralen Bipolartransistor.
US5356822A (en) * 1994-01-21 1994-10-18 Alliedsignal Inc. Method for making all complementary BiCDMOS devices
US5583059A (en) * 1994-06-01 1996-12-10 International Business Machines Corporation Fabrication of vertical SiGe base HBT with lateral collector contact on thin SOI
US5429981A (en) * 1994-06-30 1995-07-04 Honeywell Inc. Method of making linear capacitors for high temperature applications
JP2616569B2 (ja) * 1994-09-29 1997-06-04 日本電気株式会社 半導体集積回路装置の製造方法
US6232649B1 (en) 1994-12-12 2001-05-15 Hyundai Electronics America Bipolar silicon-on-insulator structure and process
US5741732A (en) * 1995-05-03 1998-04-21 Sony Corporation Method for detecting implantation mask misalignment
US5904535A (en) * 1995-06-02 1999-05-18 Hyundai Electronics America Method of fabricating a bipolar integrated structure
DE19536249A1 (de) * 1995-09-28 1997-04-10 Siemens Ag Verfahren zur Herstellung einer Vielzahl von mikroelektronischen Schaltungen auf SOI
US5780352A (en) * 1995-10-23 1998-07-14 Motorola, Inc. Method of forming an isolation oxide for silicon-on-insulator technology
US5610087A (en) * 1995-11-09 1997-03-11 Taiwan Semiconductor Manufacturing Company Ltd. Method for fabricating narrow base width lateral bipolar junction transistor, on SOI layer
US5567631A (en) * 1995-11-13 1996-10-22 Taiwan Semiconductor Manufacturing Company Method of forming gate spacer to control the base width of a lateral bipolar junction transistor using SOI technology
US5792678A (en) * 1996-05-02 1998-08-11 Motorola, Inc. Method for fabricating a semiconductor on insulator device
JP3409618B2 (ja) * 1996-12-26 2003-05-26 ソニー株式会社 半導体装置の製造方法
JP3080035B2 (ja) * 1997-06-06 2000-08-21 日本電気株式会社 半導体集積回路装置及びその製造方法
US5894152A (en) * 1997-06-18 1999-04-13 International Business Machines Corporation SOI/bulk hybrid substrate and method of forming the same
US6414357B1 (en) * 1998-06-05 2002-07-02 Nec Corporation Master-slice type semiconductor IC device with different kinds of basic cells
US20010038126A1 (en) * 1999-12-21 2001-11-08 Fu-Tai Liou Structure for esd protection with single crystal silicon sided junction diode
DE10213545B4 (de) * 2002-03-26 2006-06-08 Infineon Technologies Ag Verfahren zum Herstellen eines SOI-Feldeffekttransistors und SOI-Feldeffekttransistor
US7416927B2 (en) 2002-03-26 2008-08-26 Infineon Technologies Ag Method for producing an SOI field effect transistor
US7037799B2 (en) * 2002-10-24 2006-05-02 Texas Instruments Incorporated Breakdown voltage adjustment for bipolar transistors
US6900502B2 (en) * 2003-04-03 2005-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Strained channel on insulator device
US6882025B2 (en) * 2003-04-25 2005-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Strained-channel transistor and methods of manufacture
US6867433B2 (en) 2003-04-30 2005-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors
US7078742B2 (en) 2003-07-25 2006-07-18 Taiwan Semiconductor Manufacturing Co., Ltd. Strained-channel semiconductor structure and method of fabricating the same
US6936881B2 (en) * 2003-07-25 2005-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor that includes high permittivity capacitor dielectric
US6940705B2 (en) * 2003-07-25 2005-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor with enhanced performance and method of manufacture
US7101742B2 (en) 2003-08-12 2006-09-05 Taiwan Semiconductor Manufacturing Company, Ltd. Strained channel complementary field-effect transistors and methods of manufacture
US20050035369A1 (en) * 2003-08-15 2005-02-17 Chun-Chieh Lin Structure and method of forming integrated circuits utilizing strained channel transistors
US20050035410A1 (en) * 2003-08-15 2005-02-17 Yee-Chia Yeo Semiconductor diode with reduced leakage
US7112495B2 (en) * 2003-08-15 2006-09-26 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit
US7071052B2 (en) * 2003-08-18 2006-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Resistor with reduced leakage
US7888201B2 (en) 2003-11-04 2011-02-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors
US7098090B2 (en) * 2004-11-15 2006-08-29 Freescale Semiconductor, Inc. Method of forming a semiconductor device
KR100590383B1 (ko) * 2005-03-09 2006-06-19 주식회사 하이닉스반도체 반도체 소자의 소자분리막 형성방법
US7812404B2 (en) 2005-05-09 2010-10-12 Sandisk 3D Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
US7834338B2 (en) * 2005-11-23 2010-11-16 Sandisk 3D Llc Memory cell comprising nickel-cobalt oxide switching element
US7816659B2 (en) * 2005-11-23 2010-10-19 Sandisk 3D Llc Devices having reversible resistivity-switching metal oxide or nitride layer with added metal
JP2007165492A (ja) * 2005-12-13 2007-06-28 Seiko Instruments Inc 半導体集積回路装置
US7875871B2 (en) 2006-03-31 2011-01-25 Sandisk 3D Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US7829875B2 (en) * 2006-03-31 2010-11-09 Sandisk 3D Llc Nonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US7808810B2 (en) 2006-03-31 2010-10-05 Sandisk 3D Llc Multilevel nonvolatile memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US7622357B2 (en) * 2006-05-25 2009-11-24 International Business Machines Corporation Semiconductor device structures with backside contacts for improved heat dissipation and reduced parasitic resistance
DE102006039302B4 (de) * 2006-08-22 2010-01-14 Texas Instruments Deutschland Gmbh Verfahren zur Herstellung eines integrierten BiCMOS-Schaltkreises
US8558278B2 (en) 2007-01-16 2013-10-15 Taiwan Semiconductor Manufacturing Company, Ltd. Strained transistor with optimized drive current and method of forming
US7824956B2 (en) 2007-06-29 2010-11-02 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US8233308B2 (en) 2007-06-29 2012-07-31 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US7902537B2 (en) 2007-06-29 2011-03-08 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US7846785B2 (en) 2007-06-29 2010-12-07 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
EP2237957B1 (de) * 2008-01-28 2014-03-12 Hewlett-Packard Development Company, L.P. Laterale-bipolar-flächentransistorschaltung mit gemeinsamer basis für einen tintenstrahlkopf
US7943961B2 (en) 2008-03-13 2011-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Strain bars in stressed layers of MOS devices
TWI371085B (en) * 2008-08-12 2012-08-21 Vanguard Int Semiconduct Corp Fabrication methods for integration cmos and bjt devices
US7808051B2 (en) 2008-09-29 2010-10-05 Taiwan Semiconductor Manufacturing Company, Ltd. Standard cell without OD space effect in Y-direction

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3163092B2 (ja) * 1990-08-09 2001-05-08 株式会社東芝 半導体装置の製造方法
JP2672184B2 (ja) * 1990-08-27 1997-11-05 シャープ株式会社 半導体装置の製造方法
US5049513A (en) * 1990-09-17 1991-09-17 Texas Instruments Incorporated Bi CMOS/SOI process flow
US5087580A (en) * 1990-09-17 1992-02-11 Texas Instruments Incorporated Self-aligned bipolar transistor structure and fabrication process
US5102809A (en) * 1990-10-11 1992-04-07 Texas Instruments Incorporated SOI BICMOS process
JPH0831478B2 (ja) * 1990-12-06 1996-03-27 インターナショナル・ビジネス・マシーンズ・コーポレイション バイポーラ・トランジスタおよびその製造方法
US5164326A (en) * 1992-03-30 1992-11-17 Motorola, Inc. Complementary bipolar and CMOS on SOI

Also Published As

Publication number Publication date
EP0591672A3 (en) 1994-08-24
EP0591672B1 (de) 2000-05-31
JP3504695B2 (ja) 2004-03-08
JPH06196636A (ja) 1994-07-15
DE69328758T2 (de) 2000-11-30
EP0591672A2 (de) 1994-04-13
US5273915A (en) 1993-12-28

Similar Documents

Publication Publication Date Title
DE69328758D1 (de) Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren
DE69624976D1 (de) Verfahren zur Herstellung von MOS-Leistungstransistoren
DE69403610D1 (de) Verfahren zur Herstellung von Ameisensäure und ihren Derivaten
DE69401837D1 (de) Verfahren zur Herstellung von pyrogenem Siliziumdioxid
DE69332753D1 (de) Verfahren zur Herstellung von Zenerdioden und eines MOS Transistors
DE69413860D1 (de) Transistoren und Verfahren zur Herstellung
DE69126762D1 (de) Biologisches Verfahren zur Herstellung von Alpha-Hydroxyamid und Alpha-Hydroxysäure
ATE96174T1 (de) Verfahren zur herstellung von avermectine-b und die verwendeten kulturen.
DE69221283D1 (de) Verfahren zur Herstellung von Polysilanen
DE69014707D1 (de) Verfahren zur Herstellung von CMOS-Feldeffekt-Transistoren.
DE69429978D1 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen
DE69308664D1 (de) Verfahren zur Herstellung von Silikonemulsionen
DE69330807D1 (de) Verfahren zur Herstellung von gereinigtem Enzym
DE59304719D1 (de) Verfahren zur Herstellung von Polysilazanen
DE69428403D1 (de) Verfahren zur Herstellung von Azetidinverbindungen und Ausgangsverbindungen dafür
DE69425748D1 (de) Transistoren und verfahren zur herstellung
DE69126477D1 (de) Verfahren zur Herstellung von Feldeffekttransistoren
DE69406356D1 (de) Verfahren zur Herstellung von Diorganopolysiloxanen
DE69022346D1 (de) MOS-Feldeffekttransistor und Verfahren zur Herstellung.
DE69112277D1 (de) Mehrfarbiges Produkt und Verfahren zur Herstellung desselben.
DE69310232D1 (de) Verfahren zur Herstellung von Organomonochlorsilan
DE69525316D1 (de) Bipolartransistor und Verfahren zur Herstellung desselben
DE69007449D1 (de) Verfahren zur Herstellung von Leistungsmos- und Halbleiteranordnungen und damit hergestellten Anordnungen.
DE59606485D1 (de) Verfahren zur Herstellung von Poly-o-hydroxyamiden und Poly-o-mercaptoamiden
DE59101473D1 (de) Verfahren zur Herstellung von N-aryl-substituierten 2-Aminoalkyl-2-hydroxy-alkylaminen und N-arylsubstituierten Piperazinen.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: SCHUMACHER & WILLSAU, PATENTANWALTSSOZIETAET, 80335 MUENCHEN

8339 Ceased/non-payment of the annual fee