DE69321002D1 - Phasenregelschaltung - Google Patents

Phasenregelschaltung

Info

Publication number
DE69321002D1
DE69321002D1 DE69321002T DE69321002T DE69321002D1 DE 69321002 D1 DE69321002 D1 DE 69321002D1 DE 69321002 T DE69321002 T DE 69321002T DE 69321002 T DE69321002 T DE 69321002T DE 69321002 D1 DE69321002 D1 DE 69321002D1
Authority
DE
Germany
Prior art keywords
control circuit
phase control
phase
circuit
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69321002T
Other languages
English (en)
Other versions
DE69321002T2 (de
Inventor
Naoji Okumura
Masaaki Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Application granted granted Critical
Publication of DE69321002D1 publication Critical patent/DE69321002D1/de
Publication of DE69321002T2 publication Critical patent/DE69321002T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
DE69321002T 1992-01-28 1993-01-28 Phasenregelschaltung Expired - Fee Related DE69321002T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4013006A JPH05207326A (ja) 1992-01-28 1992-01-28 水平圧縮ｐｌｌ回路

Publications (2)

Publication Number Publication Date
DE69321002D1 true DE69321002D1 (de) 1998-10-22
DE69321002T2 DE69321002T2 (de) 1999-05-06

Family

ID=11821093

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69321002T Expired - Fee Related DE69321002T2 (de) 1992-01-28 1993-01-28 Phasenregelschaltung

Country Status (5)

Country Link
US (1) US5629962A (de)
EP (1) EP0553767B1 (de)
JP (1) JPH05207326A (de)
KR (1) KR0137399B1 (de)
DE (1) DE69321002T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970001387B1 (ko) * 1992-08-26 1997-02-05 니뽄 덴끼 가부시끼가이샤 발진 회로와 그 회로를 이용한 픽쳐-인-픽쳐 시스템
JP3556267B2 (ja) * 1994-04-27 2004-08-18 株式会社東芝 時間軸変換方式
GB9501784D0 (en) * 1995-01-30 1995-03-22 Rca Thomson Licensing Corp Displaying 4:3 image on 16:9 tube
JP2814977B2 (ja) * 1996-01-31 1998-10-27 日本電気株式会社 デジタル映像選択再生システムにおける復調装置及び方法
JP2000152121A (ja) * 1998-11-13 2000-05-30 Sony Corp クロック生成回路、画像表示装置及び方法
JP2000232355A (ja) * 1999-02-09 2000-08-22 Mitsubishi Electric Corp 位相同期回路
JP2000278341A (ja) * 1999-03-25 2000-10-06 Sanyo Electric Co Ltd 直交位相復調回路
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
US6873838B2 (en) * 2001-05-08 2005-03-29 Robert Bosch Corporation Superregenerative oscillator RF receiver with differential output
KR100431805B1 (ko) * 2002-05-16 2004-05-17 뮤텔테크놀러지 주식회사 단일 칩 시스템의 클럭신호 발생회로 및 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59172897A (ja) * 1983-03-22 1984-09-29 Victor Co Of Japan Ltd カラ−映像信号再生装置におけるクロツクパルス発生回路
US4729024A (en) * 1985-03-19 1988-03-01 Canon Kabushiki Kaisha Synchronizing pulse signal generation device
US4812783A (en) * 1986-08-26 1989-03-14 Matsushita Electric Industrial Co., Ltd. Phase locked loop circuit with quickly recoverable stability
US5068731A (en) * 1988-07-14 1991-11-26 Seiko Epson Corporation Video image enlargement and reduction system and method
US5097219A (en) * 1988-12-15 1992-03-17 Mitsubishi Denki Kabushiki Kaisha Pll for controlling frequency deviation of a variable frequency oscillator
JPH071423B2 (ja) * 1988-12-20 1995-01-11 株式会社山下電子設計 パルス発生回路
JPH0352465A (ja) * 1989-07-20 1991-03-06 Sanyo Electric Co Ltd テレビジヨン受像機
JPH0834589B2 (ja) * 1990-03-30 1996-03-29 三菱電機株式会社 サンプリングクロック発生回路
JPH0468685A (ja) * 1990-07-03 1992-03-04 Matsushita Electric Ind Co Ltd 映像信号処理装置
JPH0486082A (ja) * 1990-07-27 1992-03-18 Pioneer Electron Corp 時間軸補正装置
JPH04103280A (ja) * 1990-08-21 1992-04-06 Mitsubishi Electric Corp 高品位テレビジョン受像装置
JP2621615B2 (ja) * 1990-08-21 1997-06-18 三菱電機株式会社 高品位テレビジョン受像装置
US5079526A (en) * 1990-08-29 1992-01-07 Motorola, Inc. Frequency modulated synthesizer using low frequency offset mixed VCO

Also Published As

Publication number Publication date
EP0553767A1 (de) 1993-08-04
JPH05207326A (ja) 1993-08-13
EP0553767B1 (de) 1998-09-16
KR0137399B1 (en) 1998-04-27
DE69321002T2 (de) 1999-05-06
US5629962A (en) 1997-05-13

Similar Documents

Publication Publication Date Title
DE4395890T1 (de) Schaltsteuerung
DE69317350D1 (de) Vergleichsschaltung
DE59108303D1 (de) Stromregelschaltung
DE69328409T2 (de) Gesteuerte Verzögerungsschaltung
DE59307183D1 (de) Steuerschaltung
DE69625328D1 (de) Phasenregelschaltung
DE69310609T2 (de) Quantisierungskontrollschaltung
DE69321002D1 (de) Phasenregelschaltung
SG30581G (en) Phase control circuit
DE69026214T2 (de) Phasenregelschaltung
AT399955B (de) Steuerschaltung
DE69128652T2 (de) Steuerschaltung
DE69502724T2 (de) Digitaler phasenregelkreis
DE69216036T2 (de) Bussteuerungsschaltung
ATA135092A (de) Digitaler regelkreis
DE59309334D1 (de) Schaltungsanordnung zur Phasen-Abschnitt-Steuerung
DE69314379D1 (de) Steuerschaltung
DE69318777T2 (de) Kontraststeuerschaltung
KR920014074U (ko) 위상 제어 회로
DE59307239D1 (de) Regelungs-anordnung
KR930020513U (ko) 위상제어발진회로
DK53193D0 (da) Gennemvalgskredsloeb
KR930012447U (ko) 모니터의 위상 제어회로
KR930007224U (ko) 전원 제어회로
KR920003483U (ko) 회로차단제어회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: GROSSE, BOCKHORNI, SCHUMACHER, 81476 MUENCHEN

8339 Ceased/non-payment of the annual fee