DE69316256T2 - Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium - Google Patents

Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium

Info

Publication number
DE69316256T2
DE69316256T2 DE69316256T DE69316256T DE69316256T2 DE 69316256 T2 DE69316256 T2 DE 69316256T2 DE 69316256 T DE69316256 T DE 69316256T DE 69316256 T DE69316256 T DE 69316256T DE 69316256 T2 DE69316256 T2 DE 69316256T2
Authority
DE
Germany
Prior art keywords
high voltage
drift zone
solid silicon
voltage structure
oxide insulated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69316256T
Other languages
English (en)
Other versions
DE69316256D1 (de
Inventor
Satwinder Malhi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE69316256D1 publication Critical patent/DE69316256D1/de
Application granted granted Critical
Publication of DE69316256T2 publication Critical patent/DE69316256T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors with potential-jump barrier or surface barrier
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L29/78624Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78639Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a drain or source connected to a bulk conducting substrate
DE69316256T 1992-03-26 1993-02-18 Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium Expired - Fee Related DE69316256T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US85787592A 1992-03-26 1992-03-26

Publications (2)

Publication Number Publication Date
DE69316256D1 DE69316256D1 (de) 1998-02-19
DE69316256T2 true DE69316256T2 (de) 1998-08-06

Family

ID=25326914

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69316256T Expired - Fee Related DE69316256T2 (de) 1992-03-26 1993-02-18 Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium

Country Status (5)

Country Link
US (1) US5338965A (de)
EP (1) EP0562271B1 (de)
JP (1) JP3393148B2 (de)
KR (1) KR100301918B1 (de)
DE (1) DE69316256T2 (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10131705A1 (de) * 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131707A1 (de) * 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131706A1 (de) * 2001-06-29 2003-01-30 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0610599A1 (de) * 1993-01-04 1994-08-17 Texas Instruments Incorporated Hochspannungstransistor mit Drift-Zone
US5510275A (en) * 1993-11-29 1996-04-23 Texas Instruments Incorporated Method of making a semiconductor device with a composite drift region composed of a substrate and a second semiconductor material
JPH07254706A (ja) * 1993-11-29 1995-10-03 Texas Instr Inc <Ti> 高電圧デバイス構造およびその製造方法
US5777363A (en) * 1993-11-29 1998-07-07 Texas Instruments Incorporated Semiconductor device with composite drift region
US5382818A (en) * 1993-12-08 1995-01-17 Philips Electronics North America Corporation Lateral semiconductor-on-insulator (SOI) semiconductor device having a buried diode
JP2790050B2 (ja) * 1994-08-17 1998-08-27 日本電気株式会社 半導体装置の製造方法
US5734180A (en) * 1995-06-02 1998-03-31 Texas Instruments Incorporated High-performance high-voltage device structures
EP0747961A3 (de) * 1995-06-07 1998-11-11 STMicroelectronics, Inc. Leistungsfrei-SRAM mit einem als Muster angeordneten, vergrabenen Isolationsoxid
US5719423A (en) * 1995-08-31 1998-02-17 Texas Instruments Incorporated Isolated power transistor
US6831331B2 (en) 1995-11-15 2004-12-14 Denso Corporation Power MOS transistor for absorbing surge current
US6242787B1 (en) 1995-11-15 2001-06-05 Denso Corporation Semiconductor device and manufacturing method thereof
TW360982B (en) * 1996-01-26 1999-06-11 Matsushita Electric Works Ltd Thin film transistor of silicon-on-insulator type
US5854113A (en) * 1996-11-01 1998-12-29 Electronics And Telecommunications Research Institute Method for fabricating power transistor using silicon-on-insulator (SOI) wafer
TW351001B (en) * 1997-05-03 1999-01-21 United Microelectronics Corp High-density transistor and the manufacturing method
US6140163A (en) * 1997-07-11 2000-10-31 Advanced Micro Devices, Inc. Method and apparatus for upper level substrate isolation integrated with bulk silicon
US5877048A (en) * 1998-03-23 1999-03-02 Texas Instruments--Acer Incorporated 3-D CMOS transistors with high ESD reliability
US6498372B2 (en) 2001-02-16 2002-12-24 International Business Machines Corporation Conductive coupling of electrical structures to a semiconductor device located under a buried oxide layer
DE10131704A1 (de) 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Dotierung eines Halbleiterkörpers
US6551937B2 (en) 2001-08-23 2003-04-22 Institute Of Microelectronics Process for device using partial SOI
US6569729B1 (en) * 2002-07-19 2003-05-27 Taiwan Semiconductor Manufacturing Company Method of fabricating three dimensional CMOSFET devices for an embedded DRAM application
DE10250832B4 (de) * 2002-10-31 2010-02-11 Infineon Technologies Ag MOS-Transistor auf SOI-Substrat mit Source-Durchkontaktierung und Verfahren zur Herstellung eines solchen Transistors
DE10345347A1 (de) 2003-09-19 2005-04-14 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors mit lateralem Driftregionen-Dotierstoffprofil
DE102004005948B4 (de) * 2004-02-02 2009-04-02 Atmel Germany Gmbh MOS-Transistor und Verfahren zur Herstellung einer MOS-Transistorstruktur
JP5151087B2 (ja) * 2005-11-01 2013-02-27 株式会社デンソー 半導体装置およびその製造方法
KR100790247B1 (ko) * 2006-12-27 2008-01-02 동부일렉트로닉스 주식회사 Ldmos 트랜지스터 및 이의 제조 방법
US7829947B2 (en) * 2009-03-17 2010-11-09 Alpha & Omega Semiconductor Incorporated Bottom-drain LDMOS power MOSFET structure having a top drain strap
US20120105095A1 (en) * 2010-11-03 2012-05-03 International Business Machines Corporation Silicon-on-insulator (soi) body-contact pass gate structure
US9041105B2 (en) 2012-07-20 2015-05-26 International Business Machines Corporation Integrated circuit including transistor structure on depleted silicon-on-insulator, related method and design structure
US9660074B2 (en) 2014-08-07 2017-05-23 Texas Instruments Incorporated Methods and apparatus for LDMOS devices with cascaded RESURF implants and double buffers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56142673A (en) * 1980-04-09 1981-11-07 Nec Corp Semiconductor device
CA1228935A (en) * 1983-12-23 1987-11-03 Sony Corp SEMICONDUCTOR DEVICE WITH ACTIVE ZONE OF POLYCRYSTALLINE SILICON, AND THEIR MANUFACTURE
US4763183A (en) * 1984-08-01 1988-08-09 American Telephone And Telegraph Co., At&T Bell Laboratories Semiconductor-on-insulator (SOI) devices and SOI IC fabrication method
US4786952A (en) * 1986-07-24 1988-11-22 General Motors Corporation High voltage depletion mode MOS power field effect transistor
US5081473A (en) * 1990-07-26 1992-01-14 Xerox Corporation Temperature control transducer and MOS driver for thermal ink jet printing chips
US5113236A (en) * 1990-12-14 1992-05-12 North American Philips Corporation Integrated circuit device particularly adapted for high voltage applications

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10131705A1 (de) * 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131707A1 (de) * 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131706A1 (de) * 2001-06-29 2003-01-30 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131706B4 (de) * 2001-06-29 2005-10-06 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131707B4 (de) * 2001-06-29 2009-12-03 Atmel Automotive Gmbh Verfahren zur Herstellung eines DMOS-Transistors und dessen Verwendung zur Herstellung einer integrierten Schaltung
DE10131705B4 (de) * 2001-06-29 2010-03-18 Atmel Automotive Gmbh Verfahren zur Herstellung eines DMOS-Transistors

Also Published As

Publication number Publication date
EP0562271B1 (de) 1998-01-14
JP3393148B2 (ja) 2003-04-07
DE69316256D1 (de) 1998-02-19
JPH06260652A (ja) 1994-09-16
KR100301918B1 (ko) 2001-10-22
EP0562271A1 (de) 1993-09-29
US5338965A (en) 1994-08-16
KR930020739A (ko) 1993-10-20

Similar Documents

Publication Publication Date Title
DE69316256T2 (de) Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium
DE69317004D1 (de) Hochspannungstruktur mit oxydisolierter Source und RESURF-Drift-Zone in Massivsilizium
DE69407852D1 (de) MOSFET mit niedrigdotiertem Drain und mit verbesserter Durchbruchspannungscharakteristik
DE69315239T2 (de) VDMOS-Transistor mit verbesserter Durchbruchsspannungscharakteristik
US4705759B1 (en) High power mosfet with low on-resistance and high breakdown voltage
AU3593395A (en) High voltage lateral dmos device with enhanced drift region
KR950701137A (ko) 임계전압이 조절된 종형 이중확산 모스(vdmos)소자 및 그 제조방법(threshold adjustment in vertical dmos devices)
FI860222A (fi) Puolijohdekomponentti sisältäen korkeajännite-MOS kanavatransistoreita ja matalajännite-MOS kanavatransistoreita
HUT59770A (en) Semiconductor switch with parallel ldmos transistor and ligt
DE69029180D1 (de) Transistor mit Spannungsbegrenzungsanordnung
IT8406616A0 (it) Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown
DE69528298T2 (de) Analog MISFET mit einstellbarer Schwellspannung
DE3682388D1 (de) Feldeffekttransistor verwendender schaltkreis und spannungsregler.
DE69324871T2 (de) Hochspannungs-MIS-Feldeffektransistor und integrierte Halbleiterschaltung
DE3687921D1 (de) Halbleiteranordnung mit hohem widerstand gegen elektrostatische und elektromagnetische induktion.
DE3766303D1 (de) Gegen elektrische spannung stabilisierte polyolefinkomposition und dazu geeignete silikon-glykol derivate.
DE69305909D1 (de) Leistungsanordnung mit isoliertem Gate-Kontakt-Gebiet
DE59009980D1 (de) Stromversorgungseinrichtung mit Spannungsregelung und Strombegrenzung
DE69517140T2 (de) Halbleiterbauelement mit Bipolartransistor mit isolierter Gateelektrode und dessen Herstellungsverfahren
DE69314980D1 (de) Halbleiteranordnung mit wenigstens einem Paar symmetrischer MOSFETs
DE69314368T2 (de) Halbleiterbauelement mit isoliertem Gate und dessen Herstellungsverfahren
DE69307026D1 (de) Hochspannungs-Plasma-Schalter mit gekreuzten Felder
TR22966A (tr) Kombine edilmis halde yueksek gerilim akim ve ve gerilim transformatoerue
DE59309712D1 (de) Thyristor mit Durchbruchbereich
ATA264185A (de) Einrichtung zum gesteuerten ein- und/oder ausschalten von induktiven und kapazitiven elementen im hochspannungsnetz

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee