DE69314989D1 - Speicher mit verteilten Referenz- und Vorspannungen - Google Patents
Speicher mit verteilten Referenz- und VorspannungenInfo
- Publication number
- DE69314989D1 DE69314989D1 DE69314989T DE69314989T DE69314989D1 DE 69314989 D1 DE69314989 D1 DE 69314989D1 DE 69314989 T DE69314989 T DE 69314989T DE 69314989 T DE69314989 T DE 69314989T DE 69314989 D1 DE69314989 D1 DE 69314989D1
- Authority
- DE
- Germany
- Prior art keywords
- memory
- bias voltages
- distributed reference
- distributed
- voltages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/880,381 US5291455A (en) | 1992-05-08 | 1992-05-08 | Memory having distributed reference and bias voltages |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69314989D1 true DE69314989D1 (de) | 1997-12-11 |
DE69314989T2 DE69314989T2 (de) | 1998-07-09 |
Family
ID=25376140
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69314989T Expired - Fee Related DE69314989T2 (de) | 1992-05-08 | 1993-03-29 | Speicher mit verteilten Referenz- und Vorspannungen |
Country Status (6)
Country | Link |
---|---|
US (1) | US5291455A (de) |
EP (1) | EP0568808B1 (de) |
JP (1) | JPH0676570A (de) |
KR (1) | KR100341942B1 (de) |
DE (1) | DE69314989T2 (de) |
SG (1) | SG44607A1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5965902A (en) * | 1995-09-19 | 1999-10-12 | Micron Technology | Method and apparatus for testing of dielectric defects in a packaged semiconductor memory device |
US5657284A (en) | 1995-09-19 | 1997-08-12 | Micron Technology, Inc. | Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices |
JPH10144079A (ja) * | 1996-11-07 | 1998-05-29 | Mitsubishi Electric Corp | 半導体記憶装置 |
US6094395A (en) * | 1998-03-27 | 2000-07-25 | Infineon Technologies North America Corp. | Arrangement for controlling voltage generators in multi-voltage generator chips such as DRAMs |
KR100338953B1 (ko) * | 1999-12-29 | 2002-05-31 | 박종섭 | 고전압 발생 회로 |
US7622986B2 (en) * | 2005-08-26 | 2009-11-24 | Micron Technology, Inc. | High performance input receiver circuit for reduced-swing inputs |
KR101300061B1 (ko) * | 2012-06-21 | 2013-08-30 | 린나이코리아 주식회사 | 조리장치의 안전 강화 구조 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4626771A (en) * | 1985-09-19 | 1986-12-02 | Advanced Micro Devices, Inc. | ECL slave reference generator |
JPS62185364A (ja) * | 1986-02-10 | 1987-08-13 | Hitachi Ltd | 半導体集積回路装置 |
JPH0736272B2 (ja) * | 1986-12-24 | 1995-04-19 | 株式会社日立製作所 | 半導体集積回路装置 |
US4906863A (en) * | 1988-02-29 | 1990-03-06 | Texas Instruments Incorporated | Wide range power supply BiCMOS band-gap reference voltage circuit |
US5001362A (en) * | 1989-02-14 | 1991-03-19 | Texas Instruments Incorporated | BiCMOS reference network |
EP1179848A3 (de) * | 1989-02-14 | 2005-03-09 | Koninklijke Philips Electronics N.V. | Versorgungssteckerstift-Anordnung für ein IC |
-
1992
- 1992-05-08 US US07/880,381 patent/US5291455A/en not_active Expired - Lifetime
-
1993
- 1993-03-29 DE DE69314989T patent/DE69314989T2/de not_active Expired - Fee Related
- 1993-03-29 EP EP93105117A patent/EP0568808B1/de not_active Expired - Lifetime
- 1993-04-07 JP JP5105072A patent/JPH0676570A/ja active Pending
- 1993-04-28 KR KR1019930007151A patent/KR100341942B1/ko not_active IP Right Cessation
- 1993-05-29 SG SG1996003714A patent/SG44607A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
JPH0676570A (ja) | 1994-03-18 |
EP0568808A3 (de) | 1994-08-31 |
EP0568808A2 (de) | 1993-11-10 |
DE69314989T2 (de) | 1998-07-09 |
KR100341942B1 (ko) | 2002-11-23 |
US5291455A (en) | 1994-03-01 |
EP0568808B1 (de) | 1997-11-05 |
SG44607A1 (en) | 1997-12-19 |
KR930024008A (ko) | 1993-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69428577D1 (de) | Tunneldiode und Speicheranordnung mit derselben | |
DE69432128D1 (de) | Halbleiterelement und Halbleiterspeicherbauelement mit dessen Verwendung | |
DE69333909D1 (de) | Leseverstärker mit lokalen Schreibtreibern | |
DE69219031T2 (de) | Optischer Speicher | |
DE69324902T2 (de) | Speicherelement | |
DE69322734T2 (de) | Synchroner statischer Speicher mit wahlfreien Zugriff | |
DE69328860D1 (de) | Optischer speicher | |
DE69414459T2 (de) | Dynamischer Speicher mit Referenzzellen | |
DE69423329T2 (de) | Halbleiterspeicher mit sehr schnellem Leseverstärker | |
DE69419558T2 (de) | Inhalt-adressierbarer Speicher | |
DE69223749D1 (de) | Dreiachsige Schubelement-Modulation | |
DE69413567T2 (de) | Prozessorsystem mit ferroelektrischem Speicher | |
DE69314989D1 (de) | Speicher mit verteilten Referenz- und Vorspannungen | |
DE69323564D1 (de) | Linearer film mit niedriger dichte | |
DE69420443D1 (de) | Datenspeicher mit vorbestimmten logischen Bereichen | |
FI932433A0 (fi) | Anordning och foerfarande foer oeverfoering av data | |
DE69422220T2 (de) | Ausgangsschaltung mit drei Speisespannungen | |
BR9205281A (pt) | Pentapeptideos imuno-reguladores e neuro-reguladores | |
DE69300594D1 (de) | Aufbewahrungsvorrichtung mit Handkoffer und Ablage. | |
DE69411617T2 (de) | Element mit magnetoresistivem Effekt | |
DE69315170D1 (de) | Multiport Speicher | |
DE69428559T2 (de) | Magnetooptisches element | |
DE59307771D1 (de) | Speicherelement | |
DE69214992D1 (de) | Optischer Speicher | |
DE69424338D1 (de) | Mikroprozessor mit sicherem Speicher |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de | ||
8370 | Indication of lapse of patent is to be deleted | ||
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |