DE69228775T2 - Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten - Google Patents

Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten

Info

Publication number
DE69228775T2
DE69228775T2 DE69228775T DE69228775T DE69228775T2 DE 69228775 T2 DE69228775 T2 DE 69228775T2 DE 69228775 T DE69228775 T DE 69228775T DE 69228775 T DE69228775 T DE 69228775T DE 69228775 T2 DE69228775 T2 DE 69228775T2
Authority
DE
Germany
Prior art keywords
bit
stuffed
byte
frame data
distributed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69228775T
Other languages
English (en)
Other versions
DE69228775D1 (de
Inventor
Norio Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP3933291A external-priority patent/JPH04257133A/ja
Priority claimed from JP8610491A external-priority patent/JPH05130064A/ja
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69228775D1 publication Critical patent/DE69228775D1/de
Publication of DE69228775T2 publication Critical patent/DE69228775T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
DE69228775T 1991-02-08 1992-02-07 Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten Expired - Fee Related DE69228775T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3933291A JPH04257133A (ja) 1991-02-08 1991-02-08 デスタッフ回路
JP8610491A JPH05130064A (ja) 1991-03-25 1991-03-25 デスタツフ回路

Publications (2)

Publication Number Publication Date
DE69228775D1 DE69228775D1 (de) 1999-05-06
DE69228775T2 true DE69228775T2 (de) 1999-09-02

Family

ID=26378682

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69228775T Expired - Fee Related DE69228775T2 (de) 1991-02-08 1992-02-07 Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten

Country Status (4)

Country Link
US (1) US5357514A (de)
EP (1) EP0500243B1 (de)
AU (1) AU641847B2 (de)
DE (1) DE69228775T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI93066C (fi) * 1992-12-09 1995-02-10 Nokia Telecommunications Oy Multiplekseri ja demultiplekseri
US5457717A (en) * 1993-11-29 1995-10-10 Dsc Communications Corporation Apparatus and method for eliminating mapping jitter
US5883900A (en) * 1994-03-23 1999-03-16 Gpt Limited Telecommunications transmission
ES2102938B1 (es) * 1994-03-28 1998-04-16 Alcatel Standard Electrica Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales.
US5548534A (en) * 1994-07-08 1996-08-20 Transwitch Corporation Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal
US5617419A (en) * 1994-09-20 1997-04-01 International Business Machines Corporation Adapting switch port and work station communication adapters to data frame types with disparate formats and data rates
US5699391A (en) * 1995-05-31 1997-12-16 Dsc Communications Corporation Digital desynchronizer
DK133495A (da) * 1995-11-24 1997-05-25 Dsc Communications As Fremgangsmåde og modtagerkredsløb til desynkronisering i et digitalt transmissionssystem
US5761203A (en) * 1996-04-04 1998-06-02 Lucent Technologies Inc. Synchronous and asynchronous recovery of signals in an ATM network
US6064706A (en) * 1996-05-01 2000-05-16 Alcatel Usa, Inc. Apparatus and method of desynchronizing synchronously mapped asynchronous data
US5898897A (en) * 1996-10-18 1999-04-27 Samsung Electronics Company, Ltd. Bit stream signal feature detection in a signal processing system
SE512364C2 (sv) 1998-07-08 2000-03-06 Ericsson Telefon Ab L M Bitifyllnad för synkron HDLC
WO2001097435A2 (en) * 2000-06-15 2001-12-20 Tyco Telecommunications (Us) Inc. System and method for mapping signals to a data structure having a fixed frame size
DE10136662A1 (de) * 2001-07-27 2003-02-13 Siemens Ag Verfahren und Anordnung zur Anpassung der Taktraten digitaler Signale
JP3973502B2 (ja) * 2002-07-09 2007-09-12 Ｎｅｃエレクトロニクス株式会社 クロックデータリカバリー回路
WO2008149407A1 (ja) 2007-06-08 2008-12-11 Fujitsu Limited ジッタ制御装置
WO2009001437A1 (ja) * 2007-06-26 2008-12-31 Fujitsu Limited 光インタフェース方法及びその装置
JP4927033B2 (ja) * 2008-05-30 2012-05-09 Ｎｔｔエレクトロニクス株式会社 クロック再生用信号生成方法及びクロック再生回路

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4803680A (en) * 1985-12-27 1989-02-07 Nec Corporation Destuffing circuit with a digital phase-locked loop
CA1262173A (en) * 1986-05-29 1989-10-03 James Angus Mceachern Synchronization of asynchronous data signals
US4847875A (en) * 1987-02-26 1989-07-11 American Telephone And Telegraph Company Timing circuit including jitter compensation
US4791652A (en) * 1987-06-04 1988-12-13 Northern Telecom Limited Synchronization of asynchronous data signals
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals

Also Published As

Publication number Publication date
EP0500243A3 (en) 1995-03-08
AU641847B2 (en) 1993-09-30
DE69228775D1 (de) 1999-05-06
EP0500243A2 (de) 1992-08-26
US5357514A (en) 1994-10-18
AU1088292A (en) 1992-08-13
EP0500243B1 (de) 1999-03-31

Similar Documents

Publication Publication Date Title
DE69228775T2 (de) Verteilte Bit für Bit Entstopfungsschaltung für bytegestopfte Mehrfachrahmendaten
ES531146A0 (es) Una instalacion de memoria para equipos electronicos de tratamiento de datos.
DE69435257D1 (de) Datenwiedergabevorrichtungen
DE69222821D1 (de) Genereller Datenaustausch
NO306571B1 (no) Kjerneborkrone
DE69128616D1 (de) Gleichstromfreier leitungskode und bit- und rahmensynchronisation für beliebige datenübertragung
DE69122430T2 (de) Restitutionsschaltkreis für individuelle Bit-Leitungen
GB2259384B (en) Data transmission circuits
DE69221046T2 (de) Datenübertragungsverfahren
DE69230353D1 (de) Übergangssignalisierende Datenkommunikationen
DE69230089D1 (de) Rechner-Drucker-Datenübertragungsverfahren
DE4207085B8 (de) Datenleseschaltkreis
DE69216178T2 (de) Nahtlose Datenrückgewinnung
DE69427601T2 (de) Paralleldatenübertragungsschaltung
DE69413459T2 (de) Speicherschaltung für parallelen Datenausgang
DE69218692D1 (de) Informationswiedergabeschaltung
KR930015978U (ko) 데이타 판독회로
KR950034075U (ko) 비활성 메모리의 데이터 유실 방지회로
KR930003283U (ko) 메모리의 데이타 처리회로
KR930005808U (ko) 데이타 변환회로
KR960018630U (ko) 직렬 데이터 전송 회로
KR950021813U (ko) 데이타 비교회로
KR950007489U (ko) 데이타 비교회로
KR890014242U (ko) 메모리 데이터 보호 회로
KR940006234U (ko) 직렬 데이타 전송회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee