DE69323071T2 - Anordnung von digitalen Phasenregelschleifen - Google Patents

Anordnung von digitalen Phasenregelschleifen

Info

Publication number
DE69323071T2
DE69323071T2 DE69323071T DE69323071T DE69323071T2 DE 69323071 T2 DE69323071 T2 DE 69323071T2 DE 69323071 T DE69323071 T DE 69323071T DE 69323071 T DE69323071 T DE 69323071T DE 69323071 T2 DE69323071 T2 DE 69323071T2
Authority
DE
Germany
Prior art keywords
arrangement
phase locked
digital phase
locked loops
loops
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69323071T
Other languages
English (en)
Other versions
DE69323071D1 (de
Inventor
Langhe Marc Robert Francois De
Peter Paul Frans Reusens
Johan Joseph Gustaa Haspeslagh
Hoogenbemt Stefaan Margrie Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Publication of DE69323071D1 publication Critical patent/DE69323071D1/de
Application granted granted Critical
Publication of DE69323071T2 publication Critical patent/DE69323071T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
DE69323071T 1993-06-18 1993-06-18 Anordnung von digitalen Phasenregelschleifen Expired - Lifetime DE69323071T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP93201758A EP0630127B1 (de) 1993-06-18 1993-06-18 Anordnung von digitalen Phasenregelschleifen

Publications (2)

Publication Number Publication Date
DE69323071D1 DE69323071D1 (de) 1999-02-25
DE69323071T2 true DE69323071T2 (de) 1999-07-08

Family

ID=8213904

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69323071T Expired - Lifetime DE69323071T2 (de) 1993-06-18 1993-06-18 Anordnung von digitalen Phasenregelschleifen

Country Status (7)

Country Link
US (1) US5471511A (de)
EP (1) EP0630127B1 (de)
AU (1) AU677315B2 (de)
CA (1) CA2126163A1 (de)
DE (1) DE69323071T2 (de)
ES (1) ES2125942T3 (de)
NZ (1) NZ260628A (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5883900A (en) * 1994-03-23 1999-03-16 Gpt Limited Telecommunications transmission
DE4437136A1 (de) * 1994-10-18 1996-04-25 Philips Patentverwaltung Übertragungssystem mit einem Regelkreis
JP2725692B2 (ja) * 1995-05-12 1998-03-11 日本電気株式会社 １４０ｍクロック・ｓｔｍ−１電気クロック生成方式
DK133395A (da) * 1995-11-24 1997-05-25 Dsc Communications As Datatransmissionssystem til transmission af et stort antal telefonkanaler og fremgangsmåde i forbindelse hermed
US5933432A (en) * 1996-08-23 1999-08-03 Daewoo Telecom, Ltd. Mapping apparatus for use in a synchronous multiplexer
FI965072A (fi) 1996-12-17 1998-08-13 Nokia Telecommunications Oy Menetelmä tasaustapahtumien aiheuttamien transienttien vaimentamiseksi desynkronisaattorissa
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
US6115422A (en) * 1997-09-26 2000-09-05 International Business Machines Corporation Protocol and procedure for time base change in an MPEG-2 compliant datastream
US6501809B1 (en) * 1999-03-19 2002-12-31 Conexant Systems, Inc. Producing smoothed clock and data signals from gapped clock and data signals
US6351508B1 (en) 1999-11-17 2002-02-26 Transwitch Corporation Phase/frequency detector for dejitter applications
US7042908B1 (en) * 2000-07-10 2006-05-09 Nortel Networks Limited Method and apparatus for transmitting arbitrary electrical signals over a data network
US20070220184A1 (en) * 2006-03-17 2007-09-20 International Business Machines Corporation Latency-locked loop (LLL) circuit, buffer including the circuit, and method of adjusting a data rate
JP4733766B2 (ja) * 2007-06-08 2011-07-27 富士通株式会社 ジッタ制御装置
US8867682B2 (en) * 2010-08-30 2014-10-21 Exar Corporation Dejitter (desynchronize) technique to smooth gapped clock with jitter/wander attenuation using all digital logic
JP2012222604A (ja) * 2011-04-08 2012-11-12 Sony Corp データ読み出し装置、データ読み出し方法、並びにプログラム
US8666011B1 (en) 2011-04-20 2014-03-04 Applied Micro Circuits Corporation Jitter-attenuated clock using a gapped clock reference
US8855258B1 (en) 2011-04-20 2014-10-07 Applied Micro Circuits Corporation Transmitters and receivers using a jitter-attenuated clock derived from a gapped clock reference
US10056890B2 (en) 2016-06-24 2018-08-21 Exar Corporation Digital controlled oscillator based clock generator for multi-channel design

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2668323B1 (fr) * 1990-10-17 1993-01-15 Telecommunications Sa Dispositif de reduction de la gigue due aux sauts de pointeurs dans un reseau de telecommunications numeriques.
DE4039765A1 (de) * 1990-12-13 1992-06-17 Philips Patentverwaltung Schaltungsanordnung zum entstopfen von datensignalen
JPH04286233A (ja) * 1991-03-14 1992-10-12 Nec Corp スタッフ同期回路
US5200982A (en) * 1991-10-02 1993-04-06 Alcatel Network Systems, Inc. In-line piece-wise linear desynchronizer
US5272703A (en) * 1991-12-16 1993-12-21 Alcatel Network Systems, Inc. N-bit parallel input to variable-bit parallel output shift register
US5285206A (en) * 1992-08-25 1994-02-08 Alcatel Network Systems, Inc. Phase detector for elastic store
US5349310A (en) * 1993-06-09 1994-09-20 Alcatel Network Systems, Inc. Digitally controlled fractional frequency synthesizer

Also Published As

Publication number Publication date
DE69323071D1 (de) 1999-02-25
US5471511A (en) 1995-11-28
EP0630127B1 (de) 1999-01-13
AU6460094A (en) 1994-12-22
CA2126163A1 (en) 1994-12-19
EP0630127A1 (de) 1994-12-21
ES2125942T3 (es) 1999-03-16
NZ260628A (en) 1996-11-26
AU677315B2 (en) 1997-04-17

Similar Documents

Publication Publication Date Title
DE69420216D1 (de) Phasenregelschwingschaltung
DE69323071D1 (de) Anordnung von digitalen Phasenregelschleifen
DE69129946T2 (de) Phasenregelkreisschaltung
DE69318747D1 (de) Adaptiver Phasenregelkreis
DE69424373T2 (de) Phasenregelschleife mit Überbrückungsmodus
FI954624A (fi) Digitaalinen vaihelukittu sisäsilmukka
DE69415378T2 (de) Digitaler Phasenregelkreis
DE69309349D1 (de) Digitaler Phasenregelkreis
DE69307581T2 (de) Phasenregelkreis
DE69031134T2 (de) Phasenregelkreisschaltung
DE69629147D1 (de) Digitaler Phasenregelkreis
DE69737801D1 (de) Phasenregelkreisschaltung
DE59406102D1 (de) Digitale Phasenregelschleife
DE69523242T2 (de) Phasenvergleichsschaltung und Phasenregelschleife
DE69510577D1 (de) Phasenregelkreis
DE69224872T2 (de) Entscheidungsgeführte Phasenverriegelte Schleife
DE69629545D1 (de) Digitale Phasenregelkreisschaltung
DE69026284T2 (de) Digitale Phasenregelschleife
DE59409844D1 (de) Optischer Phasenregelkreis
DE69512121D1 (de) Phasenregelkreisschaltung
DE59208112D1 (de) Digitaler Phasenregelkreis
FI93505B (fi) Numeerisesti ohjattu oskillaattori ja digitaalinen vaihelukittu silmukka
DE59107340D1 (de) Phasenregelkreis höherer Ordnung
FI922604A0 (fi) Vaihelukittu silmukka
FI922603A (fi) Vaihelukitun silmukan kytkentä

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: ALCATEL, PARIS, FR

8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: ALCATEL LUCENT, PARIS, FR