DE60238750D1 - - Google Patents

Info

Publication number
DE60238750D1
DE60238750D1 DE60238750T DE60238750T DE60238750D1 DE 60238750 D1 DE60238750 D1 DE 60238750D1 DE 60238750 T DE60238750 T DE 60238750T DE 60238750 T DE60238750 T DE 60238750T DE 60238750 D1 DE60238750 D1 DE 60238750D1
Authority
DE
Germany
Prior art keywords
reset
clock
peripheral devices
signal
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60238750T
Other languages
German (de)
English (en)
Inventor
Rune Jensen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Application granted granted Critical
Publication of DE60238750D1 publication Critical patent/DE60238750D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Debugging And Monitoring (AREA)
DE60238750T 2001-04-05 2002-04-05 Expired - Lifetime DE60238750D1 (enExample)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/826,570 US6529053B2 (en) 2001-04-05 2001-04-05 Reset circuit and method therefor
PCT/IB2002/001096 WO2002082246A2 (en) 2001-04-05 2002-04-05 Reset circuit and method therefor

Publications (1)

Publication Number Publication Date
DE60238750D1 true DE60238750D1 (enExample) 2011-02-10

Family

ID=25246920

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60238750T Expired - Lifetime DE60238750D1 (enExample) 2001-04-05 2002-04-05

Country Status (6)

Country Link
US (1) US6529053B2 (enExample)
EP (1) EP1379937B1 (enExample)
JP (1) JP4149268B2 (enExample)
AT (1) ATE493696T1 (enExample)
DE (1) DE60238750D1 (enExample)
WO (1) WO2002082246A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6611158B2 (en) * 2001-07-24 2003-08-26 Koninklijke Philips Electronics N.V. Method and system using a common reset and a slower reset clock
US6762632B1 (en) 2003-05-15 2004-07-13 Stmicroelectronics, Inc. Reset driver circuits and methods
US7098557B2 (en) * 2003-05-15 2006-08-29 Stmicroelectronics, Inc. Constant voltage discharge device
US7081780B2 (en) * 2004-06-01 2006-07-25 Randall Don Briggs Reset circuitry for an integrated circuit
US8258844B2 (en) * 2006-08-03 2012-09-04 Seagate Technology Llc System-wide reset of multiple electronic devices
CN100498649C (zh) * 2007-03-28 2009-06-10 威盛电子股份有限公司 复位系统及复位方法
JP5159470B2 (ja) * 2008-06-27 2013-03-06 富士通テン株式会社 信号処理装置および信号処理方法
EP2596412B1 (en) 2010-07-20 2018-01-03 NXP USA, Inc. Electronic circuit, safety critical system, and method for providing a reset signal
US9712153B1 (en) 2016-03-03 2017-07-18 Nxp Usa, Inc. Method and device for reset modification based on system state

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967377A (en) 1981-12-10 1990-10-30 Canon Kabushiki Kaisha Control system using computers and having an initialization function
US5510740A (en) * 1993-04-21 1996-04-23 Intel Corporation Method for synchronizing clocks upon reset
US5371417A (en) * 1993-07-02 1994-12-06 Tandem Computers Incorporated Multiple frequency output clock generator system
JP3684590B2 (ja) * 1994-04-25 2005-08-17 カシオ計算機株式会社 リセット制御装置及びリセット制御方法
US5887146A (en) * 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
DE19631066A1 (de) 1996-08-01 1998-02-05 Bosch Gmbh Robert Brennstoffeinspritzventil
US6480967B1 (en) * 1999-05-21 2002-11-12 Koninklijke Philips Electronics N.V. Multiple module processing system with reset system independent of reset characteristics of the modules

Also Published As

Publication number Publication date
ATE493696T1 (de) 2011-01-15
WO2002082246A2 (en) 2002-10-17
US20020145454A1 (en) 2002-10-10
JP2004524631A (ja) 2004-08-12
EP1379937A2 (en) 2004-01-14
WO2002082246A3 (en) 2002-12-12
JP4149268B2 (ja) 2008-09-10
EP1379937B1 (en) 2010-12-29
US6529053B2 (en) 2003-03-04

Similar Documents

Publication Publication Date Title
IL132983A0 (en) Emulation system with time-multiplexed interconnect
IL132984A0 (en) Distributed logic analyzer for use in a hardware logic emulation system
NO945097D0 (no) Demultiplekserkrets, multiplekserkrets, forsinkelseslinjekrets og klokkemultiplisererkrets
EP0352081A3 (en) Efficient protocol for communicating between asynchronous devices
WO2003044996A3 (en) Glitch free clock selection switch
DE60238750D1 (enExample)
DE69416880D1 (de) CMOS Schaltungen zur Erzeugung mehrphasiger Taktsignalen
EP0903885A3 (en) Clock recovery circuit
WO2002067482A3 (en) Receiver for high-speed optical signals
WO2003010640A3 (en) Method and system using a common reset and a slower reset clock
CA2374777A1 (en) Clock/data recovery circuit
AU3222400A (en) A regionally time multiplexed emulation system
IE780943L (en) Time base
DE59914524D1 (de) Schaltungsanordnung zur Erzeugung komplementärer Signale
WO2003042710A3 (en) Clock architecture for a frequency-based tester
JPS6460035A (en) Branching/inserting circuit
EP0639812A3 (en) Synchronization of asynchronous circuits for verification operations.
DE60103359D1 (de) Verfahren zur Anpassung von Zeitverzögerungen und Vorrichtung zur Synchronisierung von Kanälen in einem WDM System
JPS5782217A (en) Pcm recorder possible for synchronizing run
MY104382A (en) Signal synchronizing system.
KR200192868Y1 (ko) 역다중화 출력값의 지연 제거 회로
DE60130480D1 (de) Verfahren und vorrichtung zur datenübertragung über einen tdm-bus
WO2002049248A3 (en) Demultiplexer for high data rate signals
AU5310798A (en) A method of generating a plurality of demultiplexed output signals from a serial data signal and a circuit for performing the method
NO982183L (no) FremgangsmÕte og anordning relatert til synkron svitsjing