DE60034998D1 - Verbesserungen in oder bezüglich von Mikroprozessoren - Google Patents
Verbesserungen in oder bezüglich von MikroprozessorenInfo
- Publication number
- DE60034998D1 DE60034998D1 DE60034998T DE60034998T DE60034998D1 DE 60034998 D1 DE60034998 D1 DE 60034998D1 DE 60034998 T DE60034998 T DE 60034998T DE 60034998 T DE60034998 T DE 60034998T DE 60034998 D1 DE60034998 D1 DE 60034998D1
- Authority
- DE
- Germany
- Prior art keywords
- read
- write
- memory
- command
- memory node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Mathematical Physics (AREA)
- Multi Processors (AREA)
- Nitrogen Condensed Heterocyclic Rings (AREA)
- Saccharide Compounds (AREA)
- Bus Control (AREA)
- Memory System (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9916705A GB2352144A (en) | 1999-07-16 | 1999-07-16 | Data transfer between memory nodes |
GB9916705 | 1999-07-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60034998D1 true DE60034998D1 (de) | 2007-07-12 |
DE60034998T2 DE60034998T2 (de) | 2008-01-31 |
Family
ID=10857362
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60034998T Expired - Lifetime DE60034998T2 (de) | 1999-07-16 | 2000-07-14 | Verbesserungen in oder bezüglich von Mikroprozessoren |
Country Status (6)
Country | Link |
---|---|
US (1) | US6654834B1 (de) |
EP (1) | EP1069509B1 (de) |
JP (1) | JP2001092772A (de) |
AT (1) | ATE363687T1 (de) |
DE (1) | DE60034998T2 (de) |
GB (1) | GB2352144A (de) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6801985B1 (en) * | 1999-09-10 | 2004-10-05 | Texas Instruments Incorporated | Data bus using synchronous fixed latency loop including read address and data busses and write address and data busses |
US6643752B1 (en) | 1999-12-09 | 2003-11-04 | Rambus Inc. | Transceiver with latency alignment circuitry |
GB2377138A (en) * | 2001-06-28 | 2002-12-31 | Ericsson Telefon Ab L M | Ring Bus Structure For System On Chip Integrated Circuits |
US6799235B2 (en) * | 2002-01-02 | 2004-09-28 | Intel Corporation | Daisy chain latency reduction |
DE10330811B4 (de) * | 2003-07-08 | 2009-08-13 | Qimonda Ag | Halbleiterspeichermodul |
US7139218B2 (en) | 2003-08-13 | 2006-11-21 | Intelliserv, Inc. | Distributed downhole drilling network |
US20070011287A1 (en) * | 2005-05-16 | 2007-01-11 | Charbel Khawand | Systems and methods for seamless handover in a streaming data application |
US7428603B2 (en) | 2005-06-30 | 2008-09-23 | Sigmatel, Inc. | System and method for communicating with memory devices via plurality of state machines and a DMA controller |
US7562271B2 (en) | 2005-09-26 | 2009-07-14 | Rambus Inc. | Memory system topologies including a buffer device and an integrated circuit memory device |
US11328764B2 (en) | 2005-09-26 | 2022-05-10 | Rambus Inc. | Memory system topologies including a memory die stack |
US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
JP4829038B2 (ja) | 2006-08-17 | 2011-11-30 | 富士通株式会社 | マルチプロセッサシステム |
US8984249B2 (en) * | 2006-12-20 | 2015-03-17 | Novachips Canada Inc. | ID generation apparatus and method for serially interconnected devices |
JP5341623B2 (ja) | 2009-06-08 | 2013-11-13 | キヤノン株式会社 | データ処理装置、データ処理方法およびプログラム |
US10432582B2 (en) | 2014-12-27 | 2019-10-01 | Intel Corporation | Technologies for scalable local addressing in high-performance network fabrics |
US10613128B2 (en) | 2015-10-22 | 2020-04-07 | Powertech Technology Inc. | Testing device and testing method |
TWI559325B (zh) * | 2015-10-22 | 2016-11-21 | 力成科技股份有限公司 | 高頻記憶體之測試裝置及測試方法 |
JP6978670B2 (ja) | 2017-12-07 | 2021-12-08 | 富士通株式会社 | 演算処理装置および演算処理装置の制御方法 |
GB2580165B (en) * | 2018-12-21 | 2021-02-24 | Graphcore Ltd | Data exchange in a computer with predetermined delay |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4071706A (en) * | 1976-09-13 | 1978-01-31 | Rca Corporation | Data packets distribution loop |
GB2053534B (en) * | 1979-07-10 | 1983-05-18 | S B Electronic Systems Ltd | Linked computer system |
JPS5951186B2 (ja) * | 1979-10-19 | 1984-12-12 | 日本電信電話株式会社 | 制御装置 |
US4703451A (en) * | 1983-05-02 | 1987-10-27 | Calabrese Frank A | Data relay system |
US4630233A (en) * | 1984-06-25 | 1986-12-16 | Allen-Bradley Company, Inc. | I/O scanner for an industrial control |
JPH0691546B2 (ja) * | 1986-03-07 | 1994-11-14 | 株式会社日立製作所 | 通信制御方法および装置 |
FR2646541B1 (fr) * | 1989-04-28 | 1991-07-05 | Thomson Csf | Bus rapide |
GB2234372A (en) * | 1989-07-18 | 1991-01-30 | Anamartic Ltd | Mass memory device |
US5357621A (en) * | 1990-09-04 | 1994-10-18 | Hewlett-Packard Company | Serial architecture for memory module control |
AU664413B2 (en) * | 1991-12-23 | 1995-11-16 | Square D Company | A synchronous serial communication network for controlling single point I/O devices |
US5287353A (en) * | 1991-12-23 | 1994-02-15 | Square D Company | Apparatus for generating and sending a serial data packet for controlling a network of single point I/O devices |
US5734926A (en) * | 1992-07-15 | 1998-03-31 | Advanced Hardware Architectures | Direct memory access controller in an integrated circuit |
US5721737A (en) * | 1995-05-09 | 1998-02-24 | Smc Pneumatics, Inc. | Serial transmission system for controlling a network of I/O devices |
US5802321A (en) * | 1996-06-20 | 1998-09-01 | Square D Company | Synchronous serial communication network for controlling single point I/O devices |
EP0856799A3 (de) * | 1997-01-23 | 2002-02-06 | Sun Microsystems, Inc. | Datenübertragungsvorrichtung mit einer Ringtopologie |
US5948089A (en) * | 1997-09-05 | 1999-09-07 | Sonics, Inc. | Fully-pipelined fixed-latency communications system with a real time dynamic bandwidth allocation |
US6073233A (en) * | 1997-10-08 | 2000-06-06 | Cisco Technology, Inc. | Method and apparatus for distributing and accessing configuration registers |
US6401167B1 (en) * | 1997-10-10 | 2002-06-04 | Rambus Incorporated | High performance cost optimized memory |
-
1999
- 1999-07-16 GB GB9916705A patent/GB2352144A/en not_active Withdrawn
-
2000
- 2000-07-13 US US09/615,645 patent/US6654834B1/en not_active Expired - Lifetime
- 2000-07-14 EP EP00202528A patent/EP1069509B1/de not_active Expired - Lifetime
- 2000-07-14 AT AT00202528T patent/ATE363687T1/de not_active IP Right Cessation
- 2000-07-14 DE DE60034998T patent/DE60034998T2/de not_active Expired - Lifetime
- 2000-07-17 JP JP2000216299A patent/JP2001092772A/ja not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
EP1069509A3 (de) | 2004-10-13 |
GB9916705D0 (en) | 1999-09-15 |
EP1069509A2 (de) | 2001-01-17 |
US6654834B1 (en) | 2003-11-25 |
EP1069509B1 (de) | 2007-05-30 |
GB2352144A (en) | 2001-01-17 |
DE60034998T2 (de) | 2008-01-31 |
ATE363687T1 (de) | 2007-06-15 |
JP2001092772A (ja) | 2001-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60034998D1 (de) | Verbesserungen in oder bezüglich von Mikroprozessoren | |
US5448703A (en) | Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus | |
GB2193017A (en) | Improved memory access system | |
NO870415L (no) | Datamaskinsystem. | |
EP0372841B1 (de) | Einrichtung und Methode um Festwertspeicher in einem Rechnerspeicherbereich anzuordnen | |
MY118269A (en) | Semiconductor integrated circuit and data processing system | |
US5542067A (en) | Virtual multi-port RAM employing multiple accesses during single machine cycle | |
CN1504900B (zh) | 自内存读取数据的控制电路及其方法 | |
ATE357694T1 (de) | Informationsverarbeitungseinheit | |
FR2770665B1 (fr) | Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun | |
US5708850A (en) | Parallel processing system for time division multiplex data transfer including read/write dual port memory accessible to bus and digital signal processor during opposite phases of clock | |
JPS6348114B2 (de) | ||
TW430815B (en) | Semiconductor integrated circuit memory and, bus control method | |
KR970059914A (ko) | 플래시 메모리 시스템 | |
JPS54148439A (en) | Information memory unit | |
JP3112020B2 (ja) | ダイナミックram制御回路 | |
JP2988426B2 (ja) | 記憶装置 | |
SU1705834A1 (ru) | Специализированный процессор | |
KR940015843A (ko) | 다중 프로세서 시스템에서 프로세서 보드 사이의 데이타 전송을 지원하는 방법 | |
JP2594919B2 (ja) | ロジックlsi | |
JPS6244352B2 (de) | ||
JP2581484B2 (ja) | データ処理システム | |
JPH0512184A (ja) | 情報処理システム | |
KR950012232A (ko) | 브이엠이 버스 인터페이스 보오드에서의 로컬 블록 전송 회로 | |
JPH04338846A (ja) | 演算処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |