DE60019081D1 - Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen - Google Patents

Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen

Info

Publication number
DE60019081D1
DE60019081D1 DE60019081T DE60019081T DE60019081D1 DE 60019081 D1 DE60019081 D1 DE 60019081D1 DE 60019081 T DE60019081 T DE 60019081T DE 60019081 T DE60019081 T DE 60019081T DE 60019081 D1 DE60019081 D1 DE 60019081D1
Authority
DE
Germany
Prior art keywords
read cycles
burst
memory
random access
subordinate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60019081T
Other languages
English (en)
Inventor
Fabrizio Campanale
Francesco Tomaiuolo
Salvatore Nicosia
Ambroggi Luca Giuseppe De
Promod Kumar
Luigi Pascucci
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Application granted granted Critical
Publication of DE60019081D1 publication Critical patent/DE60019081D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1042—Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
DE60019081T 2000-01-31 2000-01-31 Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen Expired - Lifetime DE60019081D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP00830068A EP1122734B1 (de) 2000-01-31 2000-01-31 Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen

Publications (1)

Publication Number Publication Date
DE60019081D1 true DE60019081D1 (de) 2005-05-04

Family

ID=8175158

Family Applications (3)

Application Number Title Priority Date Filing Date
DE60019081T Expired - Lifetime DE60019081D1 (de) 2000-01-31 2000-01-31 Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen
DE60044895T Expired - Lifetime DE60044895D1 (de) 2000-01-31 2000-04-17 Verschachtelter Datenpfad und Ausgabesteuerungsarchitektur für einen verschachtelten Speicher sowie Impulsgeber zum Ausgeben von gelesenen Daten
DE60043212T Expired - Lifetime DE60043212D1 (de) 2000-01-31 2000-04-27 Erzeugung eines Addressenübergangssignals (ATD) für eine synchrone Speicheranordnung

Family Applications After (2)

Application Number Title Priority Date Filing Date
DE60044895T Expired - Lifetime DE60044895D1 (de) 2000-01-31 2000-04-17 Verschachtelter Datenpfad und Ausgabesteuerungsarchitektur für einen verschachtelten Speicher sowie Impulsgeber zum Ausgeben von gelesenen Daten
DE60043212T Expired - Lifetime DE60043212D1 (de) 2000-01-31 2000-04-27 Erzeugung eines Addressenübergangssignals (ATD) für eine synchrone Speicheranordnung

Country Status (4)

Country Link
US (1) US6587913B2 (de)
EP (1) EP1122734B1 (de)
JP (1) JP3472556B2 (de)
DE (3) DE60019081D1 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1148508A1 (de) * 2000-04-10 2001-10-24 STMicroelectronics S.r.l. Schaltungsanordnung zur Lesepfadsynchronisation eines elektronischen Speichers
US7143185B1 (en) * 2000-08-29 2006-11-28 Advanced Micro Devices, Inc. Method and apparatus for accessing external memories
EP1199723B1 (de) * 2000-10-18 2008-12-31 STMicroelectronics S.r.l. Verschachtelte Speichereinrichtung mit willkürlichem und sequentiellem Zugriff
US6445624B1 (en) * 2001-02-23 2002-09-03 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
US7085186B2 (en) * 2001-04-05 2006-08-01 Purple Mountain Server Llc Method for hiding a refresh in a pseudo-static memory
US20040076044A1 (en) * 2002-07-09 2004-04-22 Farshid Nowshadi Method and system for improving access latency of multiple bank devices
FR2864730B1 (fr) * 2003-12-26 2006-03-17 Temento Systems Dispositif de memorisation
US7355470B2 (en) 2006-04-24 2008-04-08 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for amplifier class transitioning
US7327803B2 (en) 2004-10-22 2008-02-05 Parkervision, Inc. Systems and methods for vector power amplification
WO2006064423A1 (en) * 2004-12-13 2006-06-22 Koninklijke Philips Electronics N.V. Reception of a signal transmitted over a transmission link comprising coded channels
US8334722B2 (en) 2007-06-28 2012-12-18 Parkervision, Inc. Systems and methods of RF power transmission, modulation and amplification
US7911272B2 (en) 2007-06-19 2011-03-22 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments
US7441949B2 (en) * 2005-12-16 2008-10-28 Micron Technology, Inc. System and method for providing temperature data from a memory device having a temperature sensor
US8031804B2 (en) 2006-04-24 2011-10-04 Parkervision, Inc. Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US7937106B2 (en) 2006-04-24 2011-05-03 ParkerVision, Inc, Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US8315336B2 (en) 2007-05-18 2012-11-20 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including a switching stage embodiment
JP2008077418A (ja) * 2006-09-21 2008-04-03 Sanyo Electric Co Ltd メモリアクセス装置
US7483334B2 (en) * 2006-09-26 2009-01-27 Micron Technology, Inc. Interleaved input signal path for multiplexed input
US8266405B2 (en) 2006-12-13 2012-09-11 Cypress Semiconductor Corporation Memory interface configurable for asynchronous and synchronous operation and for accessing storage from any clock domain
WO2008156800A1 (en) 2007-06-19 2008-12-24 Parkervision, Inc. Combiner-less multiple input single output (miso) amplification with blended control
WO2009145887A1 (en) 2008-05-27 2009-12-03 Parkervision, Inc. Systems and methods of rf power transmission, modulation, and amplification
US7930121B2 (en) * 2008-07-03 2011-04-19 Texas Instrument Incorporated Method and apparatus for synchronizing time stamps
US8144515B2 (en) 2009-07-23 2012-03-27 Stec, Inc. Interleaved flash storage system and method
KR101201857B1 (ko) 2010-08-27 2012-11-15 에스케이하이닉스 주식회사 반도체 메모리 장치 및 반도체 메모리 장치의 데이터 읽기방법
EP2695294A1 (de) 2011-04-08 2014-02-12 Parkervision, Inc. System und verfahren zur hf-leistungsübertragung, -modulation und -verstärkung
WO2012167111A2 (en) 2011-06-02 2012-12-06 Parkervision, Inc. Antenna control
US9767058B2 (en) * 2011-11-17 2017-09-19 Futurewei Technologies, Inc. Method and apparatus for scalable low latency solid state drive interface
EP3047348A4 (de) 2013-09-17 2016-09-07 Parkervision Inc Verfahren, vorrichtung und system für die darstellung einer datenträgerzeitfunktion
US9772852B2 (en) * 2015-04-23 2017-09-26 Google Inc. Energy efficient processor core architecture for image processor
JP6274589B1 (ja) * 2016-09-28 2018-02-07 ウィンボンド エレクトロニクス コーポレーション 半導体記憶装置および連続読出し方法
US11226909B2 (en) 2018-08-24 2022-01-18 Rambus Inc. DRAM interface mode with interruptible internal transfer operation
CN114417768B (zh) * 2022-03-29 2022-07-22 南京金阵微电子技术有限公司 一种以太网芯片的数模混合仿真方法及系统

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960000619B1 (ko) * 1991-12-27 1996-01-10 후지쓰 가부시끼가이샤 일괄소거형의 불휘발성 반도체 기억장치 및 그의 구동제어회로
US5559990A (en) * 1992-02-14 1996-09-24 Advanced Micro Devices, Inc. Memories with burst mode access
EP0561370B1 (de) * 1992-03-19 1999-06-02 Kabushiki Kaisha Toshiba Taktsynchronisierter Halbleiterspeicheranordnung und Zugriffsverfahren
US5696917A (en) * 1994-06-03 1997-12-09 Intel Corporation Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory
US5596539A (en) * 1995-12-28 1997-01-21 Lsi Logic Corporation Method and apparatus for a low power self-timed memory control system
US5966724A (en) * 1996-01-11 1999-10-12 Micron Technology, Inc. Synchronous memory device with dual page and burst mode operations
US6130853A (en) * 1998-03-30 2000-10-10 Etron Technology, Inc. Address decoding scheme for DDR memory
JP4060442B2 (ja) * 1998-05-28 2008-03-12 富士通株式会社 メモリデバイス
EP1122735B1 (de) * 2000-01-31 2010-09-01 STMicroelectronics Srl Verschachtelter Datenpfad und Ausgabesteuerungsarchitektur für einen verschachtelten Speicher sowie Impulsgeber zum Ausgeben von gelesenen Daten

Also Published As

Publication number Publication date
US20010033245A1 (en) 2001-10-25
US6587913B2 (en) 2003-07-01
DE60044895D1 (de) 2010-10-14
JP2001243778A (ja) 2001-09-07
EP1122734A1 (de) 2001-08-08
JP3472556B2 (ja) 2003-12-02
EP1122734B1 (de) 2005-03-30
DE60043212D1 (de) 2009-12-10

Similar Documents

Publication Publication Date Title
DE60019081D1 (de) Verschachtelter Burst-Speicher mit Burst-Zugriff bei synchronen Lesezyklen, wobei die beiden untergeordneten Speicherfelder unabhängig lesbar sind mit wahlfreiem Zugriff während asynchroner Lesezyklen
DE10196632T1 (de) Absorbierende Artikel, die die Hautbarrierenfuntion verbessern
DE60112701D1 (de) Multiportspeicher auf Basis von DRAM
ITTO20011199A0 (it) Gruppo radiatore per un veicolo.
NL1014761A1 (nl) Holografisch element.
ZA200105385B (en) Impact-resistant sandwich structural element.
DE50108365D1 (de) Gassackmodul mit einer eine Einbuchtung aufweisenden Airbagvorderwand
ITRM990464A0 (it) Barriera multiuso a muretto spostabile con doppio effetto smorzante-resistente.
FR2805296B1 (fr) Profile de structure, notamment pour cloisons
AU2001270884A1 (en) Memory resource arbitrator for multiple gate arrays
ITTO20010845A0 (it) Dispositivo di bloccaggio per veicolo.
DE60113212D1 (de) Airbagrückhalteelement
ITRM20010644A0 (it) Apparecchiatura di collaudo di memorie con post-decodifica incrementata.
ITMI20011385A0 (it) Gruppo pistone-cilindro con almeno una cava di aggiramento nel cilindro
FI20001598A0 (fi) Termotela
GB0123041D0 (en) Rotaxane dyes
IT1314157B1 (it) Dispositivo di comando per veicoli, in particolare per veicoliagricoli.
ITMI20001244A0 (it) Dispositivo di connessione per il fissaggio ad un autoveicolo e simili di barre, portapacchi e simili.
FR2819091B1 (fr) Rafraichissement de memoire dram
ITRM20000423A0 (it) Dispositivo di contenimento di fette biscottate impilate, estraibili in successione.
IT1320878B1 (it) Armadietto portautensili .
IT1311558B1 (it) Banco espositore con ripiani regolabili.
ZA200104197B (en) Collapsible structure.
ES1044921Y (es) Tendedero abatible perfeccionado.
ES1047254Y (es) Armario provisto de espejo.

Legal Events

Date Code Title Description
8332 No legal effect for de