DE4237267C2 - Steckerartiges Gehäuse für einen integrierten Halbleiterschaltkreis - Google Patents
Steckerartiges Gehäuse für einen integrierten HalbleiterschaltkreisInfo
- Publication number
- DE4237267C2 DE4237267C2 DE4237267A DE4237267A DE4237267C2 DE 4237267 C2 DE4237267 C2 DE 4237267C2 DE 4237267 A DE4237267 A DE 4237267A DE 4237267 A DE4237267 A DE 4237267A DE 4237267 C2 DE4237267 C2 DE 4237267C2
- Authority
- DE
- Germany
- Prior art keywords
- housing
- plug
- semiconductor chip
- connector
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019910020242A KR940005712B1 (ko) | 1991-11-14 | 1991-11-14 | 잭 타입 아이씨 패키지(jack-type ic package) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE4237267A1 DE4237267A1 (en) | 1993-05-19 |
| DE4237267C2 true DE4237267C2 (de) | 2000-03-09 |
Family
ID=19322814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE4237267A Expired - Fee Related DE4237267C2 (de) | 1991-11-14 | 1992-11-04 | Steckerartiges Gehäuse für einen integrierten Halbleiterschaltkreis |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5365404A (en:Method) |
| JP (1) | JPH05218232A (en:Method) |
| KR (1) | KR940005712B1 (en:Method) |
| DE (1) | DE4237267C2 (en:Method) |
| TW (1) | TW253984B (en:Method) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0285718A2 (en) * | 1987-04-10 | 1988-10-12 | Citizen Watch Co. Ltd. | Method of forming protective cover of pin grid array |
| US4783695A (en) * | 1986-09-26 | 1988-11-08 | General Electric Company | Multichip integrated circuit packaging configuration and method |
| JPH0236556A (ja) * | 1988-07-26 | 1990-02-06 | Matsushita Electric Works Ltd | ピングリッドアレイおよび半導体素子塔載方法 |
| US4912547A (en) * | 1989-01-30 | 1990-03-27 | International Business Machines Corporation | Tape bonded semiconductor device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4340266A (en) * | 1978-05-22 | 1982-07-20 | Minnesota Mining And Manufacturing Company | Connector system |
| US4331371A (en) * | 1979-03-09 | 1982-05-25 | Japan Aviation Electronics Industry, Ltd. | Electrical connector |
| FR2554980B1 (fr) * | 1983-11-10 | 1986-01-17 | Socapex | Connecteur a force d'insertion nulle pour support rectangulaire de circuit et pince de fermeture pour un tel connecteur |
| US5180976A (en) * | 1987-04-17 | 1993-01-19 | Everett/Charles Contact Products, Inc. | Integrated circuit carrier having built-in circuit verification |
| US4936783A (en) * | 1988-12-21 | 1990-06-26 | Minnesota Mining And Manufacturing Company | Electronic socket for IC quad pack |
-
1991
- 1991-11-14 KR KR1019910020242A patent/KR940005712B1/ko not_active Expired - Fee Related
-
1992
- 1992-10-16 TW TW081108248A patent/TW253984B/zh active
- 1992-10-19 US US07/962,878 patent/US5365404A/en not_active Expired - Lifetime
- 1992-11-04 DE DE4237267A patent/DE4237267C2/de not_active Expired - Fee Related
- 1992-11-12 JP JP4302041A patent/JPH05218232A/ja active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4783695A (en) * | 1986-09-26 | 1988-11-08 | General Electric Company | Multichip integrated circuit packaging configuration and method |
| EP0285718A2 (en) * | 1987-04-10 | 1988-10-12 | Citizen Watch Co. Ltd. | Method of forming protective cover of pin grid array |
| JPH0236556A (ja) * | 1988-07-26 | 1990-02-06 | Matsushita Electric Works Ltd | ピングリッドアレイおよび半導体素子塔載方法 |
| US4912547A (en) * | 1989-01-30 | 1990-03-27 | International Business Machines Corporation | Tape bonded semiconductor device |
Non-Patent Citations (3)
| Title |
|---|
| JP 1-23562 (A). In: Patents Abstracts of Japan, E-757, 2.5.1989, Vol. 13, No. 201 * |
| JP 3-250 757 (A). In: Patents Abstracts of Japan, E-162, 5.2.1992, Vol. 16, No. 45 * |
| Thin-Film Modules with Matched Thermal Expansion. In: IBM TDB, Vol. 29, No. 4, Sept. 1986, pp. 1767-1763 * |
Also Published As
| Publication number | Publication date |
|---|---|
| TW253984B (en:Method) | 1995-08-11 |
| KR930011138A (ko) | 1993-06-23 |
| DE4237267A1 (en) | 1993-05-19 |
| US5365404A (en) | 1994-11-15 |
| JPH05218232A (ja) | 1993-08-27 |
| KR940005712B1 (ko) | 1994-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE19716668C2 (de) | Halbleiterchip-Stapelgehäuse mit untenliegenden Zuleitungen | |
| DE69223021T2 (de) | Halbleiteranordnung mit Wärmesenke und Kunststoffkörper und hochzuverlässige Mittel zur elektrischen Verbindung mit der Wärmesenke | |
| DE69509878T2 (de) | Halbleiterchipträger | |
| DE19709295B4 (de) | Halbleiterbaugruppe | |
| DE19723203B4 (de) | Verfahren zum Herstellen eines Halbleiterbauteils in Chipgröße | |
| DE19640225A1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
| DE19758864B4 (de) | Verfahren zur Herstellung eines Leistungsmoduls | |
| DE4421077A1 (de) | Halbleitergehäuse und Verfahren zu dessen Herstellung | |
| DE69737320T2 (de) | Halbleitervorrichtung | |
| DE69816630T2 (de) | Durchkontaktierungsanordnung mit isolierten drahtanschlüssen und bauteilsperren | |
| EP0971405A2 (de) | Verfahren zur Herstellung eines Substrates für ein Polymer Stud Grid Array | |
| DE10229692A1 (de) | Leiterplatte, Mehrchippackung und zugehöriges Herstellungsverfahren | |
| DE102013201931B4 (de) | Laserbauelement und Verfahren zu seiner Herstellung | |
| DE4328916A1 (de) | Ladungsgekoppelte Speichergehäuseanordnung mit Glasabdeckung | |
| DE19743767A1 (de) | Halbleiterchip-Gehäuse für Oberflächenmontage sowie Verfahren zum Herstellen desselben | |
| DE10232566A1 (de) | Halbleiterbauteil | |
| DE4236625A1 (en) | Plastics encapsulated semiconductor device - has resin-filled space above element and under parallel plane in which internal wiring is arranged in proximity to surface electrode connections | |
| EP1060513B1 (de) | Halbleiterbauelement mit mehreren halbleiterchips | |
| DE69628964T2 (de) | Harzvergossenes Halbleiterbauteil und Herstellungsverfahren | |
| DE19709259B4 (de) | Mehrlagiges Bodenanschlussgehäuse | |
| DE19649549C1 (de) | Anordnung, insbesondere zur Verwendung in einem elektronischen Steuergerät, und Verfahren zur Herstellung derselben | |
| DE69723801T2 (de) | Herstellungsverfahren einer Kontaktgitter-Halbleiterpackung | |
| DE112017005171T5 (de) | Halbleitermodul | |
| DE4424396C2 (de) | Trägerelement zum Einbau in Chipkarten oder anderen Datenträgerkarten | |
| DE19526511A1 (de) | Halbleitervorrichtung und Verfahren zu deren Herstellung und Montage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OP8 | Request for examination as to paragraph 44 patent law | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |