DE3883389T2 - Zweistufige Adressendekodierschaltung für Halbleiterspeicher. - Google Patents

Zweistufige Adressendekodierschaltung für Halbleiterspeicher.

Info

Publication number
DE3883389T2
DE3883389T2 DE88480068T DE3883389T DE3883389T2 DE 3883389 T2 DE3883389 T2 DE 3883389T2 DE 88480068 T DE88480068 T DE 88480068T DE 3883389 T DE3883389 T DE 3883389T DE 3883389 T2 DE3883389 T2 DE 3883389T2
Authority
DE
Germany
Prior art keywords
decoding circuit
semiconductor memories
address decoding
stage address
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88480068T
Other languages
English (en)
Other versions
DE3883389D1 (de
Inventor
Sylvain Leforestier
Dominique Omet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE3883389D1 publication Critical patent/DE3883389D1/de
Application granted granted Critical
Publication of DE3883389T2 publication Critical patent/DE3883389T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
    • G11C11/415—Address circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE88480068T 1988-10-28 1988-10-28 Zweistufige Adressendekodierschaltung für Halbleiterspeicher. Expired - Fee Related DE3883389T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP88480068A EP0365732B1 (de) 1988-10-28 1988-10-28 Zweistufige Adressendekodierschaltung für Halbleiterspeicher

Publications (2)

Publication Number Publication Date
DE3883389D1 DE3883389D1 (de) 1993-09-23
DE3883389T2 true DE3883389T2 (de) 1994-03-17

Family

ID=8200504

Family Applications (1)

Application Number Title Priority Date Filing Date
DE88480068T Expired - Fee Related DE3883389T2 (de) 1988-10-28 1988-10-28 Zweistufige Adressendekodierschaltung für Halbleiterspeicher.

Country Status (4)

Country Link
US (1) US5021688A (de)
EP (1) EP0365732B1 (de)
JP (1) JP2539924B2 (de)
DE (1) DE3883389T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5218363A (en) * 1982-04-12 1993-06-08 Lecroy Corporation High-speed switching tree with input sampling pulses of constant frequency and means for varying the effective sampling rate
US5283481A (en) * 1990-12-26 1994-02-01 International Business Machines Corporation Bipolar element bifet array decoder
US5175446A (en) * 1991-02-14 1992-12-29 Thomson, S.A. Demultiplexer including a three-state gate
US5124588A (en) * 1991-05-01 1992-06-23 North American Philips Corporation Programmable combinational logic circuit
JPH04351015A (ja) * 1991-05-28 1992-12-04 Nec Corp Ｅｃｌ型論理回路
US5285118A (en) * 1992-07-16 1994-02-08 International Business Machines Corporation Complementary current tree decoder
US5276363A (en) * 1992-08-13 1994-01-04 International Business Machines Corporation Zero power decoder/driver
US6022094A (en) * 1995-09-27 2000-02-08 Lexmark International, Inc. Memory expansion circuit for ink jet print head identification circuit
KR100596123B1 (ko) * 1997-03-27 2006-07-05 휴렛-팩커드 컴퍼니(델라웨어주법인) 어드레스 디코더 시스템
DE10034925A1 (de) * 2000-07-18 2002-01-31 Infineon Technologies Ag Dekodiervorrichtung
DE10047251C2 (de) * 2000-09-23 2002-10-17 Infineon Technologies Ag 1-aus-N-Decodierschaltung
US6628565B2 (en) * 2001-11-05 2003-09-30 Micron Technology, Inc. Predecode column architecture and method
JP2005070673A (ja) * 2003-08-27 2005-03-17 Renesas Technology Corp 半導体回路
US7257045B2 (en) * 2005-11-28 2007-08-14 Advanced Micro Devices, Inc. Uni-stage delay speculative address decoder
US7385858B2 (en) * 2005-11-30 2008-06-10 Mosaid Technologies Incorporated Semiconductor integrated circuit having low power consumption with self-refresh
CN102183899B (zh) * 2011-03-16 2013-07-03 深圳雅图数字视频技术有限公司 零功耗待机电路
CN102637450B (zh) * 2012-04-13 2014-09-17 中国科学院微电子研究所 电流共享型存储器的地址解码器
US9117499B2 (en) 2012-10-25 2015-08-25 Elwha Llc Bipolar logic gates on MOS-based memory chips
US9281024B2 (en) 2014-04-17 2016-03-08 International Business Machines Corporation Write/read priority blocking scheme using parallel static address decode path

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1316319A (en) * 1970-02-06 1973-05-09 Siemens Ag Ecl gating circuits
US3914620A (en) * 1973-12-26 1975-10-21 Motorola Inc Decode circuitry for bipolar random access memory
US4156938A (en) * 1975-12-29 1979-05-29 Mostek Corporation MOSFET Memory chip with single decoder and bi-level interconnect lines
US4237387A (en) * 1978-02-21 1980-12-02 Hughes Aircraft Company High speed latching comparator
JPS56112122A (en) * 1980-02-08 1981-09-04 Fujitsu Ltd Decoder circuit
JPS592435A (ja) * 1982-06-29 1984-01-09 Fujitsu Ltd Ｅｃｌ回路
JPS60254484A (ja) * 1984-05-31 1985-12-16 Fujitsu Ltd ２段デコーダ回路
DE3575059D1 (de) * 1984-09-24 1990-02-01 Siemens Ag Und-gatter fuer ecl-schaltungen.
JPS61242391A (ja) * 1985-04-19 1986-10-28 Nippon Telegr & Teleph Corp <Ntt> 番地選択回路
JPS63220497A (ja) * 1987-03-09 1988-09-13 Nippon Telegr & Teleph Corp <Ntt> 番地選択回路
US4823028A (en) * 1987-12-04 1989-04-18 Tektronix, Inc. Multilevel logic circuit with floating node voltage clamp

Also Published As

Publication number Publication date
US5021688A (en) 1991-06-04
EP0365732A1 (de) 1990-05-02
DE3883389D1 (de) 1993-09-23
JP2539924B2 (ja) 1996-10-02
JPH02128398A (ja) 1990-05-16
EP0365732B1 (de) 1993-08-18

Similar Documents

Publication Publication Date Title
DE68920243D1 (de) Halbleiter-Speicherschaltung.
DE3883389T2 (de) Zweistufige Adressendekodierschaltung für Halbleiterspeicher.
DE68917953D1 (de) Dekodierer- und Treiberschaltung für Halbleiterspeicher.
DE68911044T2 (de) Halbleiterspeicher.
DE69019697T2 (de) Reparierbare Speicherschaltung.
DE3485174D1 (de) Halbleiterspeicheranordnung.
KR890015268A (ko) 반도체 기억회로
DE69007827D1 (de) Halbleiter-Speicher.
DE3485625D1 (de) Halbleiterspeicheranordnung.
DE3484180D1 (de) Halbleiterspeicheranordnung.
DE3481355D1 (de) Halbleiterspeicheranordnung.
DE68918193T2 (de) Halbleiterspeicher.
DE3787357D1 (de) Steuerschaltung für Halbleiterspeicher.
DE68915136T2 (de) Integrierte Halbleiterspeicherschaltung.
DE3887823T2 (de) Halbleiterspeicher.
DE3486094T2 (de) Halbleiterspeicheranordnung.
DE3484630D1 (de) Halbleiterspeicheranordnung.
DE68923899T2 (de) Halbleiterspeicher.
NL194178B (nl) Halfgeleidergeheugeneenheid.
DE3486082D1 (de) Halbleiterspeicheranordnung.
DE68915018D1 (de) Halbleiterspeicherschaltung.
KR900012267A (ko) 반도체 메모리용 센스회로
DE3481395D1 (de) Halbleiterspeicheranordnung.
DE3484142D1 (de) Dynamische halbleiterspeicheranordnung.
DE3484830D1 (de) Fensteradressierbare speicherschaltung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee