DE3851792T2 - Gerät und Verfahren zur Beschleunigung von Additions- und Subtraktionsoperationen auf Gleitkommazahlen durch Beschleunigung des effektiven Subtraktionsverfahrens. - Google Patents

Gerät und Verfahren zur Beschleunigung von Additions- und Subtraktionsoperationen auf Gleitkommazahlen durch Beschleunigung des effektiven Subtraktionsverfahrens.

Info

Publication number
DE3851792T2
DE3851792T2 DE3851792T DE3851792T DE3851792T2 DE 3851792 T2 DE3851792 T2 DE 3851792T2 DE 3851792 T DE3851792 T DE 3851792T DE 3851792 T DE3851792 T DE 3851792T DE 3851792 T2 DE3851792 T2 DE 3851792T2
Authority
DE
Germany
Prior art keywords
operand
subtraction
exponent
operands
floating point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3851792T
Other languages
German (de)
English (en)
Other versions
DE3851792D1 (de
Inventor
Nachum Moshe Gavrielov
Vijay Maheshwari
Sridhar Samudrala
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of DE3851792D1 publication Critical patent/DE3851792D1/de
Application granted granted Critical
Publication of DE3851792T2 publication Critical patent/DE3851792T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/544—Indexing scheme relating to group G06F7/544
    • G06F2207/5442—Absolute difference
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
DE3851792T 1987-06-19 1988-06-20 Gerät und Verfahren zur Beschleunigung von Additions- und Subtraktionsoperationen auf Gleitkommazahlen durch Beschleunigung des effektiven Subtraktionsverfahrens. Expired - Lifetime DE3851792T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/064,836 US4852039A (en) 1987-06-19 1987-06-19 Apparatus and method for accelerating floating point addition and subtraction operations by accelerating the effective subtraction procedure

Publications (2)

Publication Number Publication Date
DE3851792D1 DE3851792D1 (de) 1994-11-17
DE3851792T2 true DE3851792T2 (de) 1995-05-04

Family

ID=22058548

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3851792T Expired - Lifetime DE3851792T2 (de) 1987-06-19 1988-06-20 Gerät und Verfahren zur Beschleunigung von Additions- und Subtraktionsoperationen auf Gleitkommazahlen durch Beschleunigung des effektiven Subtraktionsverfahrens.

Country Status (8)

Country Link
US (1) US4852039A (ja)
EP (1) EP0296070B1 (ja)
JP (1) JPH01321516A (ja)
KR (1) KR930004329B1 (ja)
AU (1) AU613050B2 (ja)
CA (1) CA1289257C (ja)
DE (1) DE3851792T2 (ja)
IL (1) IL86792A (ja)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5117384A (en) * 1990-01-24 1992-05-26 International Business Machines Corporation Method and apparatus for exponent adder
US5136536A (en) * 1990-05-04 1992-08-04 Weitek Corporation Floating-point ALU with parallel paths
JPH0823812B2 (ja) * 1990-08-24 1996-03-06 松下電器産業株式会社 浮動小数点データの演算方法および演算装置
JPH05216620A (ja) * 1991-10-31 1993-08-27 Internatl Business Mach Corp <Ibm> 浮動小数点を正規化する方法及び回路
US5247471A (en) * 1991-12-13 1993-09-21 International Business Machines Corporation Radix aligner for floating point addition and subtraction
US5668984A (en) * 1995-02-27 1997-09-16 International Business Machines Corporation Variable stage load path and method of operation
US5646875A (en) * 1995-02-27 1997-07-08 International Business Machines Corporation Denormalization system and method of operation
US5742533A (en) * 1996-05-21 1998-04-21 International Business Machines Corporation Method and apparatus for modulus error checking
US9092213B2 (en) 2010-09-24 2015-07-28 Intel Corporation Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculation
US8667042B2 (en) 2010-09-24 2014-03-04 Intel Corporation Functional unit for vector integer multiply add instruction

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS595346A (ja) * 1982-06-30 1984-01-12 Fujitsu Ltd 演算制御方式
JPS59188740A (ja) * 1983-04-11 1984-10-26 Hitachi Ltd フロ−テイング加算器
US4639887A (en) * 1984-02-24 1987-01-27 The United States Of America As Represented By The United States Department Of Energy Bifurcated method and apparatus for floating point addition with decreased latency time
US4562553A (en) * 1984-03-19 1985-12-31 Analogic Corporation Floating point arithmetic system and method with rounding anticipation

Also Published As

Publication number Publication date
EP0296070A2 (en) 1988-12-21
AU613050B2 (en) 1991-07-25
IL86792A (en) 1991-06-30
JPH01321516A (ja) 1989-12-27
DE3851792D1 (de) 1994-11-17
JPH0545981B2 (ja) 1993-07-12
AU1813888A (en) 1988-12-22
CA1289257C (en) 1991-09-17
EP0296070B1 (en) 1994-10-12
EP0296070A3 (en) 1991-01-30
KR930004329B1 (ko) 1993-05-26
US4852039A (en) 1989-07-25
KR890000966A (ko) 1989-03-17

Similar Documents

Publication Publication Date Title
DE69133072T2 (de) Verfahren und Gerät zur Berechnung von Gleitkommadaten
DE19748547B4 (de) Modulo-Adresserzeugungsschaltung und -verfahren
DE69131458T2 (de) Hardware-Anordnung zur Addition und Subtraktion von Gleitkommazahlen
DE69122528T2 (de) Videogerät
DE3851792T2 (de) Gerät und Verfahren zur Beschleunigung von Additions- und Subtraktionsoperationen auf Gleitkommazahlen durch Beschleunigung des effektiven Subtraktionsverfahrens.
DE2246968A1 (de) Einrichtung zur kombination, insbesondere multiplikation, zweier gleitkommazahlen
DE69029098T2 (de) Fliessband-Gleitkomma-Addierer für Digitalrechner
DE3625612C2 (de) Schaltungseinrichtung zur digitalen Signalüberlaufkorrektur
DE69130623T2 (de) Dividierer mit hoher Grundzahl
DE3888230T2 (de) Einrichtung und Verfahren zur Durchführung einer Schiebeoperation mit einer Multipliziererschaltung.
DE69103953T2 (de) Farbvignetten.
DE3852576T2 (de) Einrichtung und Verfahren für eine erweiterte Arithmetik-Logik-Einheit zur Beschleunigung der ausgewählten Operationen.
DE3852217T2 (de) Gerät und Verfahren zur Beschleunigung des effektiven Subtraktionsverfahrens durch die Annäherung des Absolutwerts der Differenz zwischen Exponentargumenten.
DE19618120B4 (de) Parallelverarbeitungs-Divisionsschaltung
DE69808362T2 (de) Multiplizierverfahren und Multiplizierschaltung
DE19748484A1 (de) Schaltung und Verfahren zur Überlauferfassung bei einem digitalen Signalprozessor
DE68927398T2 (de) Digitale Divisionsschaltung mit einem N/2-Bit-Subtrahierer für N-Subtraktionen
DE68906582T2 (de) Digitalfilter fuer die durchfuehrung eines video-anhebungsprozesses mittels mode-selektion.
DE19746054A1 (de) Verfahren und Vorrichtung zum Ausführen einer Einzelbefehlsoperation mit doppelter Genauigkeit
DE3440680A1 (de) Verfahren und vorrichtung zur dezimaldivision
DE69026668T2 (de) Genaue Erkennung von Eingabemustern
DE69423073T2 (de) Schaltung und Verfahren zur Verschiebung und Abrundung
DE69225638T2 (de) Abrundungsschaltung in einem Gleitkommamultiplizierer
EP0144066B1 (de) Schaltungsanordnung zur schnellen Ermittlung der betragsmässig grössten Differenz von drei binär dargestellten Zahlenwerten
DE68923100T2 (de) Formatwandlerschaltung für Digitaldaten.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER, 80538 MUENCHEN