DE3851274D1 - Verfahren und Vorrichtungen zur Ueberprüfung der Unversehrtheit einer Speicheradresse, die einer Inkrementierung unterworfen wird. - Google Patents

Verfahren und Vorrichtungen zur Ueberprüfung der Unversehrtheit einer Speicheradresse, die einer Inkrementierung unterworfen wird.

Info

Publication number
DE3851274D1
DE3851274D1 DE3851274T DE3851274T DE3851274D1 DE 3851274 D1 DE3851274 D1 DE 3851274D1 DE 3851274 T DE3851274 T DE 3851274T DE 3851274 T DE3851274 T DE 3851274T DE 3851274 D1 DE3851274 D1 DE 3851274D1
Authority
DE
Germany
Prior art keywords
address
bits
integrity
incremented
transform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3851274T
Other languages
English (en)
Other versions
DE3851274T2 (de
Inventor
George Barlow
James Keeley
Chester Nibby
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Inc filed Critical Bull HN Information Systems Inc
Application granted granted Critical
Publication of DE3851274D1 publication Critical patent/DE3851274D1/de
Publication of DE3851274T2 publication Critical patent/DE3851274T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Investigating Or Analysing Biological Materials (AREA)
  • Programmable Controllers (AREA)
  • Logic Circuits (AREA)
  • Detection And Correction Of Errors (AREA)
  • Bus Control (AREA)
DE3851274T 1987-01-07 1988-01-07 Verfahren und Vorrichtungen zur Ueberprüfung der Unversehrtheit einer Speicheradresse, die einer Inkrementierung unterworfen wird. Expired - Fee Related DE3851274T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/001,124 US4799222A (en) 1987-01-07 1987-01-07 Address transform method and apparatus for transferring addresses
PCT/US1988/000093 WO1988005192A2 (en) 1987-01-07 1988-01-07 Address transform method and apparatus for transferring addresses

Publications (2)

Publication Number Publication Date
DE3851274D1 true DE3851274D1 (de) 1994-10-06
DE3851274T2 DE3851274T2 (de) 1995-05-18

Family

ID=21694494

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3851274T Expired - Fee Related DE3851274T2 (de) 1987-01-07 1988-01-07 Verfahren und Vorrichtungen zur Ueberprüfung der Unversehrtheit einer Speicheradresse, die einer Inkrementierung unterworfen wird.

Country Status (10)

Country Link
US (1) US4799222A (de)
EP (1) EP0297131B1 (de)
JP (1) JPH0758477B2 (de)
KR (1) KR940004329B1 (de)
AU (1) AU588151B2 (de)
DE (1) DE3851274T2 (de)
DK (1) DK497988A (de)
FI (1) FI884090A0 (de)
WO (1) WO1988005192A2 (de)
YU (1) YU42088A (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03232029A (ja) * 1989-12-08 1991-10-16 Fuji Photo Film Co Ltd メモリカードの記憶管理方式
JPH05216777A (ja) * 1991-10-25 1993-08-27 Internatl Business Mach Corp <Ibm> 高速直接メモリー・アクセス・アドレス・パリティ発生器
US5485589A (en) * 1991-12-31 1996-01-16 Dell Usa, L.P. Predictive addressing architecture
US5537425A (en) * 1992-09-29 1996-07-16 International Business Machines Corporation Parity-based error detection in a memory controller
US5430857A (en) * 1993-01-04 1995-07-04 Intel Corporation Method and apparatus for translating logical addresses into physical addresses using odd/even translation tables
US5680598A (en) * 1995-03-31 1997-10-21 International Business Machines Corporation Millicode extended memory addressing using operand access control register to control extended address concatenation
US6134699A (en) * 1998-01-30 2000-10-17 International Business Machines Corporation Method and apparatus for detecting virtual address parity error for a translation lookaside buffer
US6842902B2 (en) * 2001-08-15 2005-01-11 Sun Microsystems, Inc. Robust device driver token management for upgraded computers using legacy device cards
US20080216663A1 (en) * 2007-03-09 2008-09-11 Steve Williamson Brewed beverage maker with dispensing assembly
US9009570B2 (en) 2012-06-07 2015-04-14 Micron Technology, Inc. Integrity of an address bus
US9323608B2 (en) 2012-06-07 2016-04-26 Micron Technology, Inc. Integrity of a data bus

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1054203A (de) * 1963-12-04
US4019033A (en) * 1975-12-29 1977-04-19 Honeywell Information Systems, Inc. Control store checking system and method
US4092713A (en) * 1977-06-13 1978-05-30 Sperry Rand Corporation Post-write address word correction in cache memory system
US4247920A (en) * 1979-04-24 1981-01-27 Tektronix, Inc. Memory access system
US4271521A (en) * 1979-07-09 1981-06-02 The Anaconda Company Address parity check system
JPS6017127B2 (ja) * 1979-10-03 1985-05-01 株式会社日立製作所 パリティ付加方式
DE3177242D1 (de) * 1980-04-25 1991-04-11 Data General Corp Datenverarbeitungssystem.
JPS6040057B2 (ja) * 1981-06-04 1985-09-09 富士通株式会社 メモリアドレスチエック方式
JPS58225453A (ja) * 1982-06-25 1983-12-27 Fujitsu Ltd 診断回路の誤り検出方式
US4483003A (en) * 1982-07-21 1984-11-13 At&T Bell Laboratories Fast parity checking in cache tag memory
JPS5967729A (ja) * 1982-10-12 1984-04-17 Nec Corp デクリメント・カウンタ論理回路
JPS59125144A (ja) * 1982-12-30 1984-07-19 ソニー株式会社 デイジタル信号伝送方法
JPS607549A (ja) * 1983-06-24 1985-01-16 Mitsubishi Electric Corp 故障診断装置
US4692893A (en) * 1984-12-24 1987-09-08 International Business Machines Corp. Buffer system using parity checking of address counter bit for detection of read/write failures

Also Published As

Publication number Publication date
YU42088A (en) 1991-04-30
KR940004329B1 (ko) 1994-05-19
JPH01500624A (ja) 1989-03-01
FI884090A (fi) 1988-09-06
DE3851274T2 (de) 1995-05-18
WO1988005192A3 (en) 1988-07-28
DK497988D0 (da) 1988-09-07
EP0297131B1 (de) 1994-08-31
DK497988A (da) 1988-09-07
AU588151B2 (en) 1989-09-07
US4799222A (en) 1989-01-17
EP0297131A1 (de) 1989-01-04
FI884090A0 (fi) 1988-09-06
KR890700871A (ko) 1989-04-28
AU1181088A (en) 1988-07-27
WO1988005192A2 (en) 1988-07-14
JPH0758477B2 (ja) 1995-06-21

Similar Documents

Publication Publication Date Title
DE3851274D1 (de) Verfahren und Vorrichtungen zur Ueberprüfung der Unversehrtheit einer Speicheradresse, die einer Inkrementierung unterworfen wird.
HK13685A (en) Wafer scale integration system
DE69024111D1 (de) Einrichtung und Verfahren zur Adresszuweisung an SCSI-unterstützte Peripheriegeräte
ATE139633T1 (de) Speicher mit programmierbarem zugang
DE68913318D1 (de) Elastomerische Verbinder für elektronische Bausteine und für Prüfungen.
SE7707513L (sv) Klockpulsstyrd elektronikanordning
BR7305732D0 (pt) Processo para a fabricacao de aparelho de circuitos integrados
KR910007408B1 (en) Semiconductor memory device which inspects errors and modifies them in output data
DE69416267D1 (de) Halbleiter-Speicheranordnung mit Schieberschaltung, welche zwischen Datenbuslinien und Pufferschaltungen verbunden ist, zur Umsetzung von Verbindungen dazwischen
CH543130A (de) Einrichtung zur Fehlerprüfung und Fehlerlokalisierung in einer modularen Datenverarbeitungsanlage und Verfahren zum Betrieb der Einrichtung
AT301907B (de) Schaltung zum Übertragen von Ladung von einer ersten Kapazität auf eine zweite Kapazität, Vorrichtung mit solchen Schaltungen und Halbleitervorrichtung zur Verwendung in einer derartigen Vorrichtung
ES532571A0 (es) Procedimiento y aparato de telecontrol para transmision de datos en lineas fisicas
DE3850272D1 (de) Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung.
SE8500600L (sv) Sett vid overforing av information samt anordning vid ett sadant sett
DE68927661D1 (de) Adressensteuerschaltung für einen Datenspeicher zur Anwendung in einer Signalverzögerungsschaltung
DE69230528T2 (de) Vorrichtung und verfahren für schnelle e/a-übertragung
DE69525438D1 (de) Datenverarbeitungsgerät zur simulation einer asynchronen logikschaltung
ATE8331T1 (de) Vorrichtung zum speichern von signalen.
CH493179A (de) Verfahren und Schaltanordnung zum Verbinden von Ein- und Ausgangsleitungen
KR880008564A (ko) 병렬 데이타 포트 선택 방법 및 장치
BR7021914D0 (pt) Processo de prospeccao sismica marinha e equipamento para este fim
CH470671A (de) Verfahren und Vorrichtung zum Prüfen der Lötverbindungen von Schaltungsplatten
KR900019048A (ko) 반도체기억장치의 테스트회로
DE3788000D1 (de) Speicheradressierschaltung mit Wechseltätigkeit für ausgewählte Bits einer Eingangsadresse.
CS219488B1 (cs) Zapojení obvodů pro řízení bitových operací pomocí mikroprocesoru

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: BULL HN INFORMATION SYSTEMS INC., BILLERICA, MASS.

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee