DE3850272D1 - Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung. - Google Patents

Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung.

Info

Publication number
DE3850272D1
DE3850272D1 DE3850272T DE3850272T DE3850272D1 DE 3850272 D1 DE3850272 D1 DE 3850272D1 DE 3850272 T DE3850272 T DE 3850272T DE 3850272 T DE3850272 T DE 3850272T DE 3850272 D1 DE3850272 D1 DE 3850272D1
Authority
DE
Germany
Prior art keywords
circuits
self
cache memory
error control
sequential checking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3850272T
Other languages
English (en)
Other versions
DE3850272T2 (de
Inventor
Osamu C O Nec Corporati Hazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE3850272D1 publication Critical patent/DE3850272D1/de
Application granted granted Critical
Publication of DE3850272T2 publication Critical patent/DE3850272T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE3850272T 1987-02-16 1988-02-15 Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung. Expired - Fee Related DE3850272T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62031615A JPH0734185B2 (ja) 1987-02-16 1987-02-16 情報処理装置

Publications (2)

Publication Number Publication Date
DE3850272D1 true DE3850272D1 (de) 1994-07-28
DE3850272T2 DE3850272T2 (de) 1995-01-19

Family

ID=12336116

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3850272T Expired - Fee Related DE3850272T2 (de) 1987-02-16 1988-02-15 Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung.

Country Status (6)

Country Link
US (1) US4891809A (de)
EP (1) EP0279396B1 (de)
JP (1) JPH0734185B2 (de)
AU (1) AU603964B2 (de)
CA (1) CA1297193C (de)
DE (1) DE3850272T2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5179561A (en) * 1988-08-16 1993-01-12 Ntt Data Communications Systems Corporation Totally self-checking checker
JP2780372B2 (ja) * 1989-08-29 1998-07-30 株式会社日立製作所 デイスク制御装置のキヤツシユ組込制御方法
JPH0415834A (ja) * 1990-05-09 1992-01-21 Nec Corp コンピュータの試験方式
US5377197A (en) * 1992-02-24 1994-12-27 University Of Illinois Method for automatically generating test vectors for digital integrated circuits
JPH0667980A (ja) * 1992-05-12 1994-03-11 Unisys Corp ４ブロックキャッシュメモリへのアクセスを最適化するためのキャッシュ論理システムおよびメインフレームコンピュータの高速キャッシュメモリへのアクセス時のダブルミスを防ぐ方法
US5809525A (en) * 1993-09-17 1998-09-15 International Business Machines Corporation Multi-level computer cache system providing plural cache controllers associated with memory address ranges and having cache directories
US5539895A (en) * 1994-05-12 1996-07-23 International Business Machines Corporation Hierarchical computer cache system
JP2842809B2 (ja) * 1995-06-28 1999-01-06 甲府日本電気株式会社 キャッシュ索引の障害訂正装置
US5958072A (en) * 1997-01-13 1999-09-28 Hewlett-Packard Company Computer-system processor-to-memory-bus interface having repeating-test-event generation hardware
US7069391B1 (en) * 2000-08-30 2006-06-27 Unisys Corporation Method for improved first level cache coherency
JP2003036697A (ja) * 2001-07-25 2003-02-07 Mitsubishi Electric Corp 半導体メモリのテスト回路および半導体メモリデバイス
JP3940713B2 (ja) * 2003-09-01 2007-07-04 株式会社東芝 半導体装置
KR101918627B1 (ko) * 2012-04-04 2018-11-15 삼성전자 주식회사 데이터 수신장치 및 그 테스트 방법
US10162005B1 (en) * 2017-08-09 2018-12-25 Micron Technology, Inc. Scan chain operations

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4359771A (en) * 1980-07-25 1982-11-16 Honeywell Information Systems Inc. Method and apparatus for testing and verifying the operation of error control apparatus within a memory
JPS59207098A (ja) * 1983-05-10 1984-11-24 Nec Corp 情報処理装置
US4562536A (en) * 1983-06-30 1985-12-31 Honeywell Information Systems Inc. Directory test error mode control apparatus
US4686621A (en) * 1983-06-30 1987-08-11 Honeywell Information Systems Inc. Test apparatus for testing a multilevel cache system with graceful degradation capability

Also Published As

Publication number Publication date
CA1297193C (en) 1992-03-10
JPH0734185B2 (ja) 1995-04-12
JPS63200249A (ja) 1988-08-18
EP0279396B1 (de) 1994-06-22
US4891809A (en) 1990-01-02
EP0279396A3 (en) 1990-05-16
EP0279396A2 (de) 1988-08-24
AU603964B2 (en) 1990-11-29
DE3850272T2 (de) 1995-01-19
AU1173788A (en) 1988-08-18

Similar Documents

Publication Publication Date Title
DE3751399D1 (de) Parallelrechner mit verteilten, gemeinsam genutzten Speichern und verteilten, aufgabenaktivierenden Schaltungen.
DE68916077D1 (de) Mehrschichtige gedruckte Schaltungen mit oberflächenmontierten Speichern.
NO894156L (no) Styrings- og fremvisningsanordning for batteridrevet kjoeretoey.
DE68923627D1 (de) Steuerungsverfahren und -vorrichtung für Nullursprungsdatenräume.
DE68923828D1 (de) Architektur und Schnittstelle für Speicherkarten.
NO884363D0 (no) Fremgangsmaate og innretning for perforering av foringsroer i flere soner.
LV10208A (lv) Slodzes kontroles ierice uz kermena dalam
DE69231011D1 (de) Cachespeicher zur Verarbeitung von Befehlsdaten und Datenprozessor mit demselben
DE3867964D1 (de) Speicherchip mit pipelinewirkung.
DE3784521D1 (de) Multiprozessorverfahren und -anordnung.
DE3850272D1 (de) Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung.
NO893527L (no) Elekronisk styrt laassystem.
DE3879238D1 (de) Magnetooptisches leseverfahren und geraet.
DE3788704D1 (de) Speichersteuerungsanordnung und Logik-in-Speichervorrichtung.
DE3853337D1 (de) Mechanismus und Verfahren zur Fernverwaltung von Speichern.
DE3888659D1 (de) Supraleitendes Magnetwiderstandsgerät.
DE68912615D1 (de) Ladevorrichtung sowie mit der Ladevorrichtung versehener Plattenspieler.
DE69022304D1 (de) Elektronisches Gerät mit Nur-Lese-Speichern.
DE68900324D1 (de) Logische schaltung mit geschaltetem antistresstransistor.
DE58904708D1 (de) Regelverfahren und regeleinheit.
DE68903388D1 (de) Leseverfahren und schaltung mit niedrigem geraeusch fuer photosensitive zeilentransfermatrix.
FI885410A (fi) Anordning foer odling av vattendjur och -vaexter.
DE3885202D1 (de) Zugriffsverriegelungsmittel für Speicherzugriffsverwaltungseinheit und Zugriffskonfliktenverwaltung mit solchen Verriegelungsmitteln.
DE68924230D1 (de) Befehlscachespeicher mit flush-on-rei-steuerung.
FI904268A0 (fi) Anordning foer arbeten i t.ex. roerledningar.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee