DE3808193A1 - Computersystem mit gedruckten schaltungskarten fuer erweiterungsschlitze - Google Patents
Computersystem mit gedruckten schaltungskarten fuer erweiterungsschlitzeInfo
- Publication number
- DE3808193A1 DE3808193A1 DE3808193A DE3808193A DE3808193A1 DE 3808193 A1 DE3808193 A1 DE 3808193A1 DE 3808193 A DE3808193 A DE 3808193A DE 3808193 A DE3808193 A DE 3808193A DE 3808193 A1 DE3808193 A1 DE 3808193A1
- Authority
- DE
- Germany
- Prior art keywords
- memory
- cpu
- slot
- card
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
- G06F12/0653—Configuration or reconfiguration with centralised address assignment
- G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Debugging And Monitoring (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Memory System (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/025,500 US4905182A (en) | 1987-03-13 | 1987-03-13 | Self-configuring memory management system with on card circuitry for non-contentious allocation of reserved memory space among expansion cards |
US07/025,499 US4931923A (en) | 1987-03-13 | 1987-03-13 | Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3808193A1 true DE3808193A1 (de) | 1988-09-22 |
Family
ID=26699830
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3808193A Ceased DE3808193A1 (de) | 1987-03-13 | 1988-03-11 | Computersystem mit gedruckten schaltungskarten fuer erweiterungsschlitze |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS63314657A (ko) |
KR (1) | KR950014182B1 (ko) |
CN (1) | CN1017007B (ko) |
AU (2) | AU616171B2 (ko) |
DE (1) | DE3808193A1 (ko) |
FR (1) | FR2612314B1 (ko) |
IL (1) | IL85518A0 (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2203869B (en) * | 1987-04-17 | 1991-10-23 | Apple Computer | Computer resource configuration method and apparatus |
CN101321250B (zh) * | 2008-07-03 | 2010-06-02 | 四川长虹电器股份有限公司 | 一种电视机重要数据存储方法 |
US10146253B2 (en) * | 2016-03-10 | 2018-12-04 | Epro Gmbh | Combined slot and backplane identification |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2060961A (en) * | 1979-10-10 | 1981-05-07 | Magnuson Computer Systems Inc | Data processing system having memory modules with distributed address information |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3675083A (en) * | 1970-09-14 | 1972-07-04 | Digital Equipment Corp | Universal bus arrangement for data processing systems |
US4373181A (en) * | 1980-07-30 | 1983-02-08 | Chisholm Douglas R | Dynamic device address assignment mechanism for a data processing system |
GB2101370A (en) * | 1981-06-26 | 1983-01-12 | Philips Electronic Associated | Digital data apparatus with memory interrogation |
GB2103397A (en) * | 1981-07-31 | 1983-02-16 | Philips Electronic Associated | Digital data aparatus with memory selection |
US5067071A (en) * | 1985-02-27 | 1991-11-19 | Encore Computer Corporation | Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus |
-
1988
- 1988-02-23 IL IL85518A patent/IL85518A0/xx unknown
- 1988-03-08 AU AU12769/88A patent/AU616171B2/en not_active Ceased
- 1988-03-11 JP JP63058148A patent/JPS63314657A/ja active Pending
- 1988-03-11 FR FR888803197A patent/FR2612314B1/fr not_active Expired - Fee Related
- 1988-03-11 DE DE3808193A patent/DE3808193A1/de not_active Ceased
- 1988-03-12 KR KR1019880002584A patent/KR950014182B1/ko not_active IP Right Cessation
- 1988-03-12 CN CN88101358A patent/CN1017007B/zh not_active Expired
-
1992
- 1992-01-21 AU AU10354/92A patent/AU640850B2/en not_active Ceased
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2060961A (en) * | 1979-10-10 | 1981-05-07 | Magnuson Computer Systems Inc | Data processing system having memory modules with distributed address information |
Non-Patent Citations (1)
Title |
---|
MITCHELL, H.J.: 32-Bit Microprocessors, Collins Professional and Technical Books 1986, S. 158 * |
Also Published As
Publication number | Publication date |
---|---|
CN88101358A (zh) | 1988-09-21 |
AU1276988A (en) | 1988-09-15 |
JPS63314657A (ja) | 1988-12-22 |
KR950014182B1 (ko) | 1995-11-22 |
FR2612314A1 (fr) | 1988-09-16 |
CN1017007B (zh) | 1992-06-10 |
AU640850B2 (en) | 1993-09-02 |
IL85518A0 (en) | 1988-08-31 |
FR2612314B1 (fr) | 1991-11-22 |
KR880011668A (ko) | 1988-10-29 |
AU616171B2 (en) | 1991-10-24 |
AU1035492A (en) | 1992-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3881414T2 (de) | Datenverarbeitungssystem mit einer steckbaren optionellen Karte. | |
DE69733857T2 (de) | Steuerungsübertragungsbus für Netzwerkgeräte | |
DE19882696B4 (de) | Speichertransaktionen auf einem Bus geringer Leitungsanzahl | |
DE3127825C2 (ko) | ||
DE4003759C2 (de) | Verfahren und Anordnung zur Übertragung von Daten über einen Bus zwischen selektiv ankoppelbaren Stationen | |
DE69421755T2 (de) | Initialisierung von Mehrfachbus-Netzwerken | |
DE69209538T2 (de) | Automatische Konfiguration einer Einheit für koppelbare Rechner | |
DE69729889T2 (de) | Verfahren und system zum ermöglichen einer unterbrechungsfreien einsetzung und entfernung von erweiterungskarten in einem unterspannungrechnersystem | |
DE69836426T2 (de) | Steuergerät für einen universellen seriellen Bus | |
DE3938018A1 (de) | Informationsverarbeitungssystem und verfahren zur bestimmung des aufbaus des systems | |
DE3146356A1 (de) | Datenverarbeitungssystem | |
US5056060A (en) | Printed circuit card with self-configuring memory system for non-contentious allocation of reserved memory space among expansion cards | |
DE3704056A1 (de) | Peripherer dma-controller fuer datenerfassungssysteme | |
DE4142756A1 (de) | Datenweg-einrichtung zur kopplung zweier busse | |
DE3885780T2 (de) | Adressierung in einer Computer-Anordnung. | |
DE2523372B2 (de) | Eingabe-ZAusgabe-Anschlußsteuereinrichtung | |
DE19614237C1 (de) | Kommunikationssystem mit einer Meisterstation und mindestens einer Sklavenstation | |
EP0892952B1 (de) | Kommunikationssystem mit einer meisterstation und mindestens einer sklavenstation | |
US4931923A (en) | Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots | |
DE3943095A1 (de) | Einrichtung und verfahren zum zuordnen verfuegbaren speicherraums zum systemspeicherraum in einem computersystem | |
DE69130722T2 (de) | Arbeitsstation und dazugehöriges Konfigurationsverfahren | |
EP2825968B1 (de) | Modulares serversystem, i/o-modul und switching-verfahren | |
DE19900251A1 (de) | Vorrichtung und Verfahren zum Steuern eines vielseitigen USB-Endpunktkanals | |
DE4429764C2 (de) | Zeitgebereinrichtung für einen Mikrocomputer | |
DE3808193A1 (de) | Computersystem mit gedruckten schaltungskarten fuer erweiterungsschlitze |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8110 | Request for examination paragraph 44 | ||
8125 | Change of the main classification |
Ipc: G06F 12/06 |
|
8131 | Rejection |