DE3688580D1 - Verfahren zur verdrahtungsverbesserung von meisterbild-dcvs-chips. - Google Patents

Verfahren zur verdrahtungsverbesserung von meisterbild-dcvs-chips.

Info

Publication number
DE3688580D1
DE3688580D1 DE8686113079T DE3688580T DE3688580D1 DE 3688580 D1 DE3688580 D1 DE 3688580D1 DE 8686113079 T DE8686113079 T DE 8686113079T DE 3688580 T DE3688580 T DE 3688580T DE 3688580 D1 DE3688580 D1 DE 3688580D1
Authority
DE
Germany
Prior art keywords
dcvs
chips
master picture
improving wiring
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686113079T
Other languages
English (en)
Other versions
DE3688580T2 (de
Inventor
Ellen June Yoffa
Peter Swift Hauge
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3688580D1 publication Critical patent/DE3688580D1/de
Publication of DE3688580T2 publication Critical patent/DE3688580T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
DE86113079T 1985-10-31 1986-09-23 Verfahren zur Verdrahtungsverbesserung von Meisterbild-DCVS-Chips. Expired - Fee Related DE3688580T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/793,595 US4742471A (en) 1985-10-31 1985-10-31 Method for improving wirability of master-image DCVS chips

Publications (2)

Publication Number Publication Date
DE3688580D1 true DE3688580D1 (de) 1993-07-22
DE3688580T2 DE3688580T2 (de) 1993-12-23

Family

ID=25160299

Family Applications (1)

Application Number Title Priority Date Filing Date
DE86113079T Expired - Fee Related DE3688580T2 (de) 1985-10-31 1986-09-23 Verfahren zur Verdrahtungsverbesserung von Meisterbild-DCVS-Chips.

Country Status (4)

Country Link
US (1) US4742471A (de)
EP (1) EP0220493B1 (de)
JP (1) JPH084111B2 (de)
DE (1) DE3688580T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868743A (en) * 1986-11-25 1989-09-19 Hitachi, Ltd. Traversal method of processing tree structure information and apparatus using the same
JPS63278249A (ja) * 1986-12-26 1988-11-15 Toshiba Corp 半導体集積回路装置の配線方法
US4831725A (en) * 1988-06-10 1989-05-23 International Business Machines Corporation Global wiring by removal of redundant paths
US5018480A (en) * 1988-06-17 1991-05-28 Penn Plax, Inc. Simulated tree branch for small animal enclosures
US4935646A (en) * 1989-02-22 1990-06-19 International Business Machines Corporation Fully static CMOS cascode voltage switch logic systems
JPH04124855A (ja) * 1990-09-17 1992-04-24 Hitachi Ltd 半導体集積回路装置とそのレイアウト設計方法及びレイアウト設計装置
US5299136A (en) * 1991-06-05 1994-03-29 International Business Machines Corp. Fully testable DCVS circuits with single-track global wiring
US5341310A (en) * 1991-12-17 1994-08-23 International Business Machines Corporation Wiring layout design method and system for integrated circuits
US5648912A (en) * 1993-04-12 1997-07-15 International Business Machines Corporation Interconnection resource assignment method for differential current switch nets
US5360767A (en) * 1993-04-12 1994-11-01 International Business Machines Corporation Method for assigning pins to connection points
JP3184796B2 (ja) * 1998-03-19 2001-07-09 インターナショナル・ビジネス・マシーンズ・コーポレ−ション 配線設計装置およびその方法
GB9808609D0 (en) 1998-04-22 1998-06-24 Automatic Parallel Designs Ltd Method and apparatus for designing sequential circuits
US6526548B1 (en) 1999-07-23 2003-02-25 International Business Machines Corporation Method for evaluating circuit design for ESD electrostatic discharge robustness
JP2001110903A (ja) * 1999-10-13 2001-04-20 Matsushita Electric Ind Co Ltd 集積回路のレイアウト構造、並びにｃｍｏｓ回路のレイアウト設計方法および設計装置
US7036103B2 (en) * 1999-10-14 2006-04-25 Synopsys, Inc. Detailed placer for optimizing high density cell placement in a linear runtime
US6606732B2 (en) 2000-12-11 2003-08-12 International Business Machines Corporation Method for specifying, identifying, selecting or verifying differential signal pairs on IC packages
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US7190756B1 (en) * 2004-09-29 2007-03-13 Xilinx, Inc. Hybrid counter with an asynchronous front end

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6046827B2 (ja) * 1977-03-08 1985-10-18 日本電信電話株式会社 配置決定装置
JPS56122142A (en) * 1980-03-03 1981-09-25 Chiyou Lsi Gijutsu Kenkyu Kumiai Block for semiconductor integrated circuit
US4615010A (en) * 1983-06-27 1986-09-30 International Business Machines Corporation Field effect transistor (FET) cascode current switch (FCCS)
US4608649A (en) * 1983-06-27 1986-08-26 International Business Machines Corporation Differential cascode voltage switch (DCVS) master slice for high efficiency/custom density physical design
US4607339A (en) * 1983-06-27 1986-08-19 International Business Machines Corporation Differential cascode current switch (DCCS) master slice for high efficiency/custom density physical design
US4593363A (en) * 1983-08-12 1986-06-03 International Business Machines Corporation Simultaneous placement and wiring for VLSI chips
US4630219A (en) * 1983-11-23 1986-12-16 International Business Machines Corporation Element placement method
US4636965A (en) * 1984-05-10 1987-01-13 Rca Corporation Routing method in computer-aided-customization of universal arrays and resulting integrated circuit
US4613941A (en) * 1985-07-02 1986-09-23 The United States Of America As Represented By The Secretary Of The Army Routing method in computer aided customization of a two level automated universal array

Also Published As

Publication number Publication date
JPS62106646A (ja) 1987-05-18
EP0220493B1 (de) 1993-06-16
EP0220493A3 (en) 1989-11-29
JPH084111B2 (ja) 1996-01-17
US4742471A (en) 1988-05-03
EP0220493A2 (de) 1987-05-06
DE3688580T2 (de) 1993-12-23

Similar Documents

Publication Publication Date Title
DE191613T1 (de) Verfahren zur isolierung von kleinen inseln.
DE3679815D1 (de) Verfahren zur innenauskleidung von leitungen.
DE3673359D1 (de) Verfahren zur herstellung von gedruckten schaltungsplatten.
ATA260986A (de) Verfahren zur herstellung von cefuroximaxetilfilmtabletten
DE3688580D1 (de) Verfahren zur verdrahtungsverbesserung von meisterbild-dcvs-chips.
DE3687519T2 (de) Verfahren zur beurteilung von knochen.
DE3678345D1 (de) Verfahren zur wegnahme von versteckten linien.
DE3774360D1 (de) Verfahren zur hydroraffinierung von kohlenwasserstoff enthaltenden einsaetzen.
DE3681034D1 (de) Verfahren zur oxydehydrierung von ethan.
AT387013B (de) Verfahren zur herstellung von poly-4-aminopyrrol -2-carboxamidoderivaten
DE3683556D1 (de) Verfahren zur generierung von alkali.
DE3576148D1 (de) Verfahren zur trennung von racematen.
DE3871898T2 (de) Verfahren zur selektiven monohydroformylierung von diolefinen.
DE3673511D1 (de) Verfahren zur opto-elektronischen inspektion von flaschen.
ATA53886A (de) Verfahren zur herstellung von chlordioxid
DE3668471D1 (de) Verfahren zur beendigung von isocitrat-dehydrogenasereaktionen.
DE3672247D1 (de) Verfahren zur trennung von toluendiaminen-isomeren.
DE68922409D1 (de) Verfahren zur gasartigen reinigung von halbleiterbauelementen.
AT386824B (de) Verfahren zur herstellung von n-sulfanyl-3(2-guanidinothazol-4-yl-methylthio)-propionamid n
DE3871461D1 (de) Verfahren zur selektiven monohydroesterifizierung von diolefinen.
DE3669592D1 (de) Verfahren zur quantitativen tomodensitometrie.
DE3584804D1 (de) Verfahren zur oxydation von alkanen.
DE3862591D1 (de) Verfahren zur selektiven abtrennung von m-dichlorbenzol.
DE3682113D1 (de) Verfahren zur herstellung von acrylamidkristallen.
DE3785852T2 (de) Verfahren zur chromatographischen trennung von metallionen.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee