DE3676098D1 - Statische bistabile kippschaltung in cmos-technologie. - Google Patents

Statische bistabile kippschaltung in cmos-technologie.

Info

Publication number
DE3676098D1
DE3676098D1 DE8686400404T DE3676098T DE3676098D1 DE 3676098 D1 DE3676098 D1 DE 3676098D1 DE 8686400404 T DE8686400404 T DE 8686400404T DE 3676098 T DE3676098 T DE 3676098T DE 3676098 D1 DE3676098 D1 DE 3676098D1
Authority
DE
Germany
Prior art keywords
cmos technology
toggle switching
cmos
bistable toggle
static bistable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686400404T
Other languages
English (en)
Inventor
Louis Zangara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
SGS Thomson Microelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SA filed Critical SGS Thomson Microelectronics SA
Application granted granted Critical
Publication of DE3676098D1 publication Critical patent/DE3676098D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3562—Bistable circuits of the master-slave type
    • H03K3/35625—Bistable circuits of the master-slave type using complementary field-effect transistors

Landscapes

  • Logic Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE8686400404T 1985-02-28 1986-02-25 Statische bistabile kippschaltung in cmos-technologie. Expired - Fee Related DE3676098D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8502972A FR2578125B1 (fr) 1985-02-28 1985-02-28 Bascule bistable statique en technologie cmos

Publications (1)

Publication Number Publication Date
DE3676098D1 true DE3676098D1 (de) 1991-01-24

Family

ID=9316741

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686400404T Expired - Fee Related DE3676098D1 (de) 1985-02-28 1986-02-25 Statische bistabile kippschaltung in cmos-technologie.

Country Status (6)

Country Link
US (1) US4703200A (de)
EP (1) EP0194195B1 (de)
JP (1) JPS61262314A (de)
AT (1) ATE59120T1 (de)
DE (1) DE3676098D1 (de)
FR (1) FR2578125B1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837465A (en) * 1985-01-16 1989-06-06 Digital Equipment Corp Single rail CMOS register array and sense amplifier circuit therefor
JPS6295016A (ja) * 1985-10-21 1987-05-01 Mitsubishi Electric Corp ラツチ回路
JPH0817028B2 (ja) * 1985-12-06 1996-02-21 日本電気株式会社 リフレッシュ信号入力回路
IT1201860B (it) * 1986-12-10 1989-02-02 Sgs Microelettronica Spa Circuito logico cmos
US4820939A (en) * 1987-11-24 1989-04-11 National Semiconductor Corporation Finite metastable time synchronizer
US4985643A (en) * 1988-06-24 1991-01-15 National Semiconductor Corporation Speed enhancement technique for CMOS circuits
US4985905A (en) * 1988-09-30 1991-01-15 Advanced Micro Devices, Inc. Two phase CMOS shift register bit for optimum power dissipation
JP2635789B2 (ja) * 1989-01-17 1997-07-30 株式会社東芝 信号遅延回路及び該回路を用いたクロック信号発生回路
US4974241A (en) * 1989-03-31 1990-11-27 Sgs-Thomson Microelectronics, Inc. Counter employing exclusive NOR gate and latches in combination
JP2639105B2 (ja) * 1989-05-30 1997-08-06 日本電気株式会社 Ｍｏｓ型シフトレジスタ
US5170074A (en) * 1990-03-13 1992-12-08 Nec Corporation Master-slave clocked flip-flop circuit
US5023486A (en) * 1990-03-30 1991-06-11 Atmel Corporation Logic output control circuit for a latch
US5230014A (en) * 1991-06-17 1993-07-20 Honeywell Inc. Self-counting shift register
JPH07183771A (ja) * 1993-12-22 1995-07-21 Fujitsu Ltd フリップフロップ回路
AU1913500A (en) 1998-11-25 2000-06-13 Nanopower, Inc. Improved flip-flops and other logic circuits and techniques for improving layouts of integrated circuits

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1113111A (en) * 1964-05-29 1968-05-08 Nat Res Dev Digital storage devices
JPS553234A (en) * 1978-06-22 1980-01-11 Toshiba Corp Self-supporting cmos latch circuit
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
US4253162A (en) * 1979-08-28 1981-02-24 Rca Corporation Blocked source node field-effect circuitry
US4390987A (en) * 1981-07-14 1983-06-28 Rockwell International Corporation Multiple input master/slave flip flop apparatus
JPS5879328A (ja) * 1981-11-04 1983-05-13 Mitsubishi Electric Corp マスタ・スレ−ブ形ラツチ回路
JPS5892136A (ja) * 1981-11-26 1983-06-01 Nec Corp トランスフア−ゲ−ト回路
US4495628A (en) * 1982-06-17 1985-01-22 Storage Technology Partners CMOS LSI and VLSI chips having internal delay testing capability
US4661922A (en) * 1982-12-08 1987-04-28 American Telephone And Telegraph Company Programmed logic array with two-level control timing
US4484087A (en) * 1983-03-23 1984-11-20 General Electric Company CMOS latch cell including five transistors, and static flip-flops employing the cell
JPS6079599A (ja) * 1983-10-05 1985-05-07 Nec Corp シフトレジスタ回路
DE3428393A1 (de) * 1984-08-01 1986-02-13 Siemens AG, 1000 Berlin und 8000 München Taktgesteuerte kippschaltung

Also Published As

Publication number Publication date
EP0194195B1 (de) 1990-12-12
US4703200A (en) 1987-10-27
FR2578125B1 (fr) 1987-04-10
ATE59120T1 (de) 1990-12-15
FR2578125A1 (fr) 1986-08-29
EP0194195A1 (de) 1986-09-10
JPS61262314A (ja) 1986-11-20

Similar Documents

Publication Publication Date Title
DE3676098D1 (de) Statische bistabile kippschaltung in cmos-technologie.
EP0187697A3 (de) Abgeglichene logische CMOS-Schaltungen
KR860008622A (ko) 슬루레이트(slew rate)가 제어되는 고속 CMOS버퍼
KR900013380A (ko) 전압 제어회로
ATE31855T1 (de) Cmos-inverter.
KR930003556A (ko) 점진적 턴-온 특성의 cmos 구동기
KR890004212B1 (en) Complementary logic circuit
KR910002127A (ko) 전원절환회로
KR890009000A (ko) 디지탈 집적 회로
CA2101559A1 (en) Complementary logic input parallel (clip) logic circuit family
ATE68646T1 (de) Emittergekoppelte logische schaltungen.
DE3685026D1 (de) Getaktete cmos-schaltung mit mindestens einem cmos-schalter.
DE3474491D1 (de) Mos inverter circuit
GB1483169A (en) Inverters
KR890005996A (ko) 동기 플립플롭회로
KR910020896A (ko) 반도체집적회로
KR920015734A (ko) 입력 버퍼 재생 래치
FI864263A0 (fi) Foer bredbandssignaler avsedd rymdkopplingsanordning.
EP0224656A3 (en) Cmos technique multistage carry ripple adder with two types of adder cells
ATE77180T1 (de) Geschaltete stromquelle.
KR900015465A (ko) Cmos 전압레벨 시프팅 및 함수회로
JPS56126326A (en) Logic circuit
FR2368181A1 (fr) Dispositif de remise a zero
JPS57157639A (en) Semiconductor circuit
SU1148114A1 (ru) Логический элемент

Legal Events

Date Code Title Description
8328 Change in the person/name/address of the agent

Free format text: HAFT, U., DIPL.-PHYS., 8000 MUENCHEN BERNGRUBER, O., DIPL.-CHEM. DR.RER.NAT., 8232 BAYERISCH GMAIN CZYBULKA, U., DIPL.-PHYS., PAT.-ANWAELTE, 8000 MUENCHEN

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee