DE3580796D1 - Selektives anisotropisches reaktives ionenaetzverfahren fuer zusammengesetzte strukturen aus polysiliziden. - Google Patents

Selektives anisotropisches reaktives ionenaetzverfahren fuer zusammengesetzte strukturen aus polysiliziden.

Info

Publication number
DE3580796D1
DE3580796D1 DE8585108082T DE3580796T DE3580796D1 DE 3580796 D1 DE3580796 D1 DE 3580796D1 DE 8585108082 T DE8585108082 T DE 8585108082T DE 3580796 T DE3580796 T DE 3580796T DE 3580796 D1 DE3580796 D1 DE 3580796D1
Authority
DE
Germany
Prior art keywords
polysilicides
anisotropical
selective
reactive ion
networking method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8585108082T
Other languages
German (de)
English (en)
Inventor
Merkling, Jr
David Stanasolovich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3580796D1 publication Critical patent/DE3580796D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • H01L21/0212—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC the material being fluoro carbon compounds, e.g.(CFx) n, (CHxFy) n or polytetrafluoroethylene
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
DE8585108082T 1984-07-06 1985-07-01 Selektives anisotropisches reaktives ionenaetzverfahren fuer zusammengesetzte strukturen aus polysiliziden. Expired - Lifetime DE3580796D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/628,558 US4528066A (en) 1984-07-06 1984-07-06 Selective anisotropic reactive ion etching process for polysilicide composite structures

Publications (1)

Publication Number Publication Date
DE3580796D1 true DE3580796D1 (de) 1991-01-17

Family

ID=24519409

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585108082T Expired - Lifetime DE3580796D1 (de) 1984-07-06 1985-07-01 Selektives anisotropisches reaktives ionenaetzverfahren fuer zusammengesetzte strukturen aus polysiliziden.

Country Status (4)

Country Link
US (1) US4528066A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0167136B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6126225A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3580796D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4577392A (en) * 1984-08-03 1986-03-25 Advanced Micro Devices, Inc. Fabrication technique for integrated circuits
US4741799A (en) * 1985-05-06 1988-05-03 International Business Machines Corporation Anisotropic silicon etching in fluorinated plasma
US4734157A (en) * 1985-08-27 1988-03-29 International Business Machines Corporation Selective and anisotropic dry etching
IT1200785B (it) * 1985-10-14 1989-01-27 Sgs Microelettronica Spa Migliorato procedimento di attaco in plasma (rie) per realizzare contatti metallo-semiconduttore di tipo ohmico
JPS62111432A (ja) * 1985-11-08 1987-05-22 Fujitsu Ltd 半導体装置の製造方法
EP0250611B1 (de) * 1986-06-21 1990-12-19 Deutsche ITT Industries GmbH Verfahren zum Entfernen einer strukturierten Maskierungsschicht
US4759821A (en) * 1986-08-19 1988-07-26 International Business Machines Corporation Process for preparing a vertically differentiated transistor device
US4799991A (en) * 1987-11-02 1989-01-24 Motorola, Inc. Process for preferentially etching polycrystalline silicon
US4808259A (en) * 1988-01-25 1989-02-28 Intel Corporation Plasma etching process for MOS circuit pregate etching utiliizing a multi-step power reduction recipe
GB2214870B (en) * 1988-02-20 1991-09-11 Stc Plc Plasma etching process
US5118577A (en) * 1988-03-10 1992-06-02 Magnetic Peripherals Inc. Plasma treatment for ceramic materials
KR910008983B1 (ko) * 1988-12-20 1991-10-26 현대전자산업 주식회사 비등방성 식각을 이용한 잔유물 제거방법
US5201993A (en) 1989-07-20 1993-04-13 Micron Technology, Inc. Anisotropic etch method
EP0439101B1 (en) * 1990-01-22 1997-05-21 Sony Corporation Dry etching method
JP2673380B2 (ja) * 1990-02-20 1997-11-05 三菱電機株式会社 プラズマエッチングの方法
US5328810A (en) * 1990-05-07 1994-07-12 Micron Technology, Inc. Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process
US5013398A (en) * 1990-05-29 1991-05-07 Micron Technology, Inc. Anisotropic etch method for a sandwich structure
JPH04125924A (ja) * 1990-09-17 1992-04-27 Mitsubishi Electric Corp プラズマエッチング方法
JPH06101462B2 (ja) * 1991-04-30 1994-12-12 インターナショナル・ビジネス・マシーンズ・コーポレイション 過フッ化炭化水素ポリマ膜を基板に接着する方法および 基板
JPH06101463B2 (ja) * 1991-04-30 1994-12-12 インターナショナル・ビジネス・マシーンズ・コーポレイション 過フッ化炭化水素ポリマ膜を基板に接着する方法および基板
JP3146561B2 (ja) * 1991-06-24 2001-03-19 株式会社デンソー 半導体装置の製造方法
JP3181741B2 (ja) * 1993-01-11 2001-07-03 富士通株式会社 半導体装置の製造方法
US5334545A (en) * 1993-02-01 1994-08-02 Allied Signal Inc. Process for forming self-aligning cobalt silicide T-gates of silicon MOS devices
US5801077A (en) * 1996-04-22 1998-09-01 Chartered Semiconductor Manufacturing Ltd. Method of making sidewall polymer on polycide gate for LDD structure
US5856239A (en) * 1997-05-02 1999-01-05 National Semiconductor Corporaton Tungsten silicide/ tungsten polycide anisotropic dry etch process
US6074960A (en) 1997-08-20 2000-06-13 Micron Technology, Inc. Method and composition for selectively etching against cobalt silicide
TW505984B (en) 1997-12-12 2002-10-11 Applied Materials Inc Method of etching patterned layers useful as masking during subsequent etching or for damascene structures
US6242330B1 (en) * 1997-12-19 2001-06-05 Advanced Micro Devices, Inc. Process for breaking silicide stringers extending between silicide areas of different active regions
US5994229A (en) * 1998-01-12 1999-11-30 Taiwan Semiconductor Manufacturing Company Ltd. Achievement of top rounding in shallow trench etch
US6093655A (en) 1998-02-12 2000-07-25 Micron Technology, Inc. Plasma etching methods
JP3125745B2 (ja) * 1998-04-30 2001-01-22 日本電気株式会社 半導体装置の製造方法
US6235213B1 (en) 1998-05-18 2001-05-22 Micron Technology, Inc. Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US5994192A (en) * 1998-05-29 1999-11-30 Vanguard International Semiconductor Corporation Compensation of the channel region critical dimension, after polycide gate, lightly doped source and drain oxidation procedure
US6071822A (en) * 1998-06-08 2000-06-06 Plasma-Therm, Inc. Etching process for producing substantially undercut free silicon on insulator structures
US6277759B1 (en) 1998-08-27 2001-08-21 Micron Technology, Inc. Plasma etching methods
US6146913A (en) * 1998-08-31 2000-11-14 Lucent Technologies Inc. Method for making enhanced performance field effect devices
JP2003526897A (ja) * 1998-10-19 2003-09-09 アプライド マテリアルズ インコーポレイテッド 後続のエッチング中のマスキングとして有用な、またはダマシン構造に有用な、パターニングされた層のエッチング方法
TW406312B (en) * 1998-12-18 2000-09-21 United Microelectronics Corp The method of etching doped poly-silicon
US6358788B1 (en) 1999-08-30 2002-03-19 Micron Technology, Inc. Method of fabricating a wordline in a memory array of a semiconductor device
DE19945140B4 (de) * 1999-09-21 2006-02-02 Infineon Technologies Ag Verfahren zur Herstellung einer Maskenschicht mit Öffnungen verkleinerter Breite
US7115523B2 (en) * 2000-05-22 2006-10-03 Applied Materials, Inc. Method and apparatus for etching photomasks
KR100366635B1 (ko) * 2000-11-01 2003-01-09 삼성전자 주식회사 반도체 소자의 금속 배선 및 그 제조방법
US6306715B1 (en) * 2001-01-08 2001-10-23 Chartered Semiconductor Manufacturing Ltd. Method to form smaller channel with CMOS device by isotropic etching of the gate materials
US6551941B2 (en) * 2001-02-22 2003-04-22 Applied Materials, Inc. Method of forming a notched silicon-containing gate structure
US6656371B2 (en) * 2001-09-27 2003-12-02 Micron Technology, Inc. Methods of forming magnetoresisitive devices
US6656372B2 (en) * 2001-10-04 2003-12-02 Micron Technology, Inc. Methods of making magnetoresistive memory devices
KR100426486B1 (ko) * 2001-12-22 2004-04-14 주식회사 하이닉스반도체 플래시 메모리 셀의 제조 방법
US20050247976A1 (en) * 2004-05-06 2005-11-10 Ting Steve M Notched spacer for CMOS transistors
US7387927B2 (en) * 2004-09-10 2008-06-17 Intel Corporation Reducing oxidation under a high K gate dielectric
KR100616193B1 (ko) * 2004-09-15 2006-08-25 에스티마이크로일렉트로닉스 엔.브이. 비휘발성 메모리 소자의 게이트 전극 형성방법
US8546264B2 (en) * 2005-06-02 2013-10-01 The Regents Of The University Of California Etching radical controlled gas chopped deep reactive ion etching
US7579282B2 (en) * 2006-01-13 2009-08-25 Freescale Semiconductor, Inc. Method for removing metal foot during high-k dielectric/metal gate etching
US20090212332A1 (en) * 2008-02-21 2009-08-27 International Business Machines Corporation Field effect transistor with reduced overlap capacitance
DE102012106518A1 (de) * 2012-07-18 2014-01-23 H2 Solar Gmbh Beschichtung von Substraten mit Siliciden und deren Oxide
US9614053B2 (en) * 2013-12-05 2017-04-04 Taiwan Semiconductor Manufacturing Company, Ltd. Spacers with rectangular profile and methods of forming the same
CN109585293B (zh) * 2017-09-29 2021-12-24 台湾积体电路制造股份有限公司 切割金属工艺中的基脚去除

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4256514A (en) * 1978-11-03 1981-03-17 International Business Machines Corporation Method for forming a narrow dimensioned region on a body
US4333793A (en) * 1980-10-20 1982-06-08 Bell Telephone Laboratories, Incorporated High-selectivity plasma-assisted etching of resist-masked layer
CA1202597A (en) * 1981-05-22 1986-04-01 Jean S. Deslauriers Reactive ion layers containing tantalum and silicon
US4432132A (en) * 1981-12-07 1984-02-21 Bell Telephone Laboratories, Incorporated Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features
JPS58100683A (ja) * 1981-12-12 1983-06-15 Nippon Telegr & Teleph Corp <Ntt> プラズマエツチング方法
US4411734A (en) * 1982-12-09 1983-10-25 Rca Corporation Etching of tantalum silicide/doped polysilicon structures
US4444617A (en) * 1983-01-06 1984-04-24 Rockwell International Corporation Reactive ion etching of molybdenum silicide and N+ polysilicon
US4436584A (en) * 1983-03-21 1984-03-13 Sperry Corporation Anisotropic plasma etching of semiconductors

Also Published As

Publication number Publication date
US4528066A (en) 1985-07-09
EP0167136A3 (en) 1988-04-27
EP0167136A2 (en) 1986-01-08
EP0167136B1 (en) 1990-12-05
JPS6126225A (ja) 1986-02-05
JPH0533530B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-05-19

Similar Documents

Publication Publication Date Title
DE3580796D1 (de) Selektives anisotropisches reaktives ionenaetzverfahren fuer zusammengesetzte strukturen aus polysiliziden.
DE3580981D1 (de) Ionenselektive elektrode.
IT8420097A0 (it) Metodo perfezionato per fabbricare dispositivi getter non evaporabili porosi e dispositivi getter cosi&#39;prodotti.
DE3580831D1 (de) Einlegeverfahren.
DE3579315D1 (de) Elektroden-herstellungsverfahren.
FI841899A0 (fi) Bestrykningsanordning.
DE3587068D1 (de) Schlagmodifizierte polyetherimid-polycarbonat-mischungen.
DE3676744D1 (de) Leiterplattenherstellungsverfahren.
DE3482296D1 (de) Vielpolige steckvorrichtung.
DE3584981D1 (de) Verfahren zur leistungsproduktion.
FI854288A0 (fi) Bestrykningsanordning.
DE3583697D1 (de) Ionenselektivelektrode.
FI852386A7 (fi) Eristysmenetelmä.
NO853376L (no) Broenn-testemetode.
IT8420096A0 (it) Metodo perfezionato per fabbricare dispositivi getter non evaporabili porosi e dispositivi getter cosi&#39;prodotti.
FI861897A7 (fi) Menetelmä rakenne-elementtien valmistamiseksi.
ES548668A0 (es) Metodo para efectuar biotransformaciones
DE3579483D1 (de) Kaliionenselektive elektrode.
FI860078A7 (fi) Kemiallinen menetelmä.
FI851216A7 (fi) Päällystysmenetelmä.
DE3585561D1 (de) Ionenselektive elektrode.
DE3585570D1 (de) Ionenselektive elektrode.
DK299587D0 (da) Fremgangsmaade til fremstilling af netilmicin
DE3574742D1 (de) Wiedergewinnungsverfahren fuer metalle.
ES287968Y (es) Dializador de capilares

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee