DE3531887A1 - Verfahren zur erwirkung von unterbrechungen mit einem timer fuer mehrfachportverbindung - Google Patents
Verfahren zur erwirkung von unterbrechungen mit einem timer fuer mehrfachportverbindungInfo
- Publication number
- DE3531887A1 DE3531887A1 DE19853531887 DE3531887A DE3531887A1 DE 3531887 A1 DE3531887 A1 DE 3531887A1 DE 19853531887 DE19853531887 DE 19853531887 DE 3531887 A DE3531887 A DE 3531887A DE 3531887 A1 DE3531887 A1 DE 3531887A1
- Authority
- DE
- Germany
- Prior art keywords
- sub
- bit
- ports
- bits
- bit time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Communication Control (AREA)
- Small-Scale Networks (AREA)
- Computer And Data Communications (AREA)
- Bidirectional Digital Transmission (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/648,869 US4707782A (en) | 1984-09-07 | 1984-09-07 | Method for effecting one timer interrupt for multiple port communication |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3531887A1 true DE3531887A1 (de) | 1986-03-20 |
Family
ID=24602556
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19853531887 Withdrawn DE3531887A1 (de) | 1984-09-07 | 1985-09-06 | Verfahren zur erwirkung von unterbrechungen mit einem timer fuer mehrfachportverbindung |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4707782A (enExample) |
| JP (1) | JPS6167165A (enExample) |
| DE (1) | DE3531887A1 (enExample) |
| FR (1) | FR2570205A1 (enExample) |
| GB (1) | GB2164178B (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2183851C2 (ru) * | 2000-09-28 | 2002-06-20 | Открытое акционерное общество "Центральное конструкторское бюро связи" | Устройство для сопряжения периферийных устройств с эвм-персональным компьютером |
| RU2275682C2 (ru) * | 2003-04-22 | 2006-04-27 | Общество с ограниченной ответственностью "Юник Ай Сиз" | Устройство для передачи данных между компьютером и периферийными устройствами |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2194301C2 (ru) * | 2001-01-09 | 2002-12-10 | Военный университет связи | Устройство подключения источников информации к общей магистрали |
| US20140007115A1 (en) * | 2012-06-29 | 2014-01-02 | Ning Lu | Multi-modal behavior awareness for human natural command control |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4241398A (en) * | 1978-09-29 | 1980-12-23 | United Technologies Corporation | Computer network, line protocol system |
| US4449202A (en) * | 1981-12-04 | 1984-05-15 | Ncr Corporation | Full duplex integrated circuit communication controller |
| EP0094800B1 (en) * | 1982-05-14 | 1989-01-11 | Production Control Information (Pci) Limited | Production control system, especially for garment manufacture |
| US4476558A (en) * | 1982-07-29 | 1984-10-09 | Northern Telecom Limited | Time compression multiplex digital transmission system |
| US4547880A (en) * | 1983-05-13 | 1985-10-15 | Able Computer | Communication control apparatus for digital devices |
-
1984
- 1984-09-07 US US06/648,869 patent/US4707782A/en not_active Expired - Fee Related
-
1985
- 1985-08-29 GB GB08521499A patent/GB2164178B/en not_active Expired
- 1985-09-04 JP JP60193997A patent/JPS6167165A/ja active Granted
- 1985-09-06 FR FR8513249A patent/FR2570205A1/fr active Pending
- 1985-09-06 DE DE19853531887 patent/DE3531887A1/de not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2183851C2 (ru) * | 2000-09-28 | 2002-06-20 | Открытое акционерное общество "Центральное конструкторское бюро связи" | Устройство для сопряжения периферийных устройств с эвм-персональным компьютером |
| RU2275682C2 (ru) * | 2003-04-22 | 2006-04-27 | Общество с ограниченной ответственностью "Юник Ай Сиз" | Устройство для передачи данных между компьютером и периферийными устройствами |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0470658B2 (enExample) | 1992-11-11 |
| JPS6167165A (ja) | 1986-04-07 |
| FR2570205A1 (fr) | 1986-03-14 |
| US4707782A (en) | 1987-11-17 |
| GB2164178A (en) | 1986-03-12 |
| GB8521499D0 (en) | 1985-10-02 |
| GB2164178B (en) | 1988-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2740620C2 (enExample) | ||
| DE2226290A1 (de) | Verfahren und einrichtung zur anzeige mehrerer unterschiedlicher informationsabschnitte | |
| DE2230119C2 (de) | Einrichtung zur elektronischen Überwachung des Auftretens von Ereignissen innerhalb bestimmter Zeitabschnitte | |
| DE2652303A1 (de) | Datenverarbeitungssystem | |
| DE2635592A1 (de) | Multiprozessor-abrufsystem | |
| DE2901762A1 (de) | Datenuebertragungs- und verarbeitungsanlage | |
| DE2244402A1 (de) | Datenverarbeitungsanlage | |
| DE3725343A1 (de) | Vielzweck-kanalsteuersystem | |
| DE1474062B2 (de) | Datenverarbeitungsanlage mit einer anzahl von pufferspeichern | |
| DE1303071B (enExample) | ||
| DE3111555C2 (de) | Verfahren und Vorrichtung zur Informationsspeicherung unter Anwendung früherer Aufzeichnung | |
| DE2517048A1 (de) | System zur ueberwachung der arbeitsweise eines datenverarbeitungssystems | |
| DE2941490A1 (de) | Anlage und verfahren zur bohrlochmessung | |
| DE2323959A1 (de) | Vorrichtung zum abfragen von zaehlern, insbesondere von elektrizitaetszaehlern | |
| DE3246432A1 (de) | Signalfolge-erkennungsschaltung und diese enthaltender logischer analysator | |
| EP0218161B1 (de) | Verfahren zur Analyse und Synthese von binären Zeichen | |
| DE3531887A1 (de) | Verfahren zur erwirkung von unterbrechungen mit einem timer fuer mehrfachportverbindung | |
| DE2935101A1 (de) | Folge-steuereinrichtung | |
| DE69031361T2 (de) | Taktsignalgeneratorsystem | |
| DE2032323A1 (de) | Vielstufiges Warteschlangensystem | |
| DE3219900A1 (de) | Rechnerschnittstelle | |
| DE1549486A1 (de) | Verfahren zur Datenuebertragung zwischen mindestens einer zentralen Recheneinheit und mehreren externen Speichern | |
| DE3039306C2 (de) | Einrichtung für den Empfang von asynchron und bitweise seriell übertragenen Daten | |
| DE69230821T2 (de) | Übertragungssteuervorrichtung | |
| DE1952175B2 (de) | Steuerungsanordnung fuer die anzeige von datenzeichen in tabulierter form |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8139 | Disposal/non-payment of the annual fee |