JPH0470658B2 - - Google Patents

Info

Publication number
JPH0470658B2
JPH0470658B2 JP60193997A JP19399785A JPH0470658B2 JP H0470658 B2 JPH0470658 B2 JP H0470658B2 JP 60193997 A JP60193997 A JP 60193997A JP 19399785 A JP19399785 A JP 19399785A JP H0470658 B2 JPH0470658 B2 JP H0470658B2
Authority
JP
Japan
Prior art keywords
sub
bit
port
time interval
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60193997A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6167165A (ja
Inventor
Damubobitsuku Suchiibu
Ee Demupusukii Maaku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Illinois Tool Works Inc
Original Assignee
Illinois Tool Works Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Illinois Tool Works Inc filed Critical Illinois Tool Works Inc
Publication of JPS6167165A publication Critical patent/JPS6167165A/ja
Publication of JPH0470658B2 publication Critical patent/JPH0470658B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)
  • Bidirectional Digital Transmission (AREA)
JP60193997A 1984-09-07 1985-09-04 多重ポート通信方法 Granted JPS6167165A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/648,869 US4707782A (en) 1984-09-07 1984-09-07 Method for effecting one timer interrupt for multiple port communication
US648869 1984-09-07

Publications (2)

Publication Number Publication Date
JPS6167165A JPS6167165A (ja) 1986-04-07
JPH0470658B2 true JPH0470658B2 (enExample) 1992-11-11

Family

ID=24602556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60193997A Granted JPS6167165A (ja) 1984-09-07 1985-09-04 多重ポート通信方法

Country Status (5)

Country Link
US (1) US4707782A (enExample)
JP (1) JPS6167165A (enExample)
DE (1) DE3531887A1 (enExample)
FR (1) FR2570205A1 (enExample)
GB (1) GB2164178B (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2183851C2 (ru) * 2000-09-28 2002-06-20 Открытое акционерное общество "Центральное конструкторское бюро связи" Устройство для сопряжения периферийных устройств с эвм-персональным компьютером
RU2194301C2 (ru) * 2001-01-09 2002-12-10 Военный университет связи Устройство подключения источников информации к общей магистрали
RU2275682C2 (ru) * 2003-04-22 2006-04-27 Общество с ограниченной ответственностью "Юник Ай Сиз" Устройство для передачи данных между компьютером и периферийными устройствами
US20140007115A1 (en) * 2012-06-29 2014-01-02 Ning Lu Multi-modal behavior awareness for human natural command control

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4241398A (en) * 1978-09-29 1980-12-23 United Technologies Corporation Computer network, line protocol system
US4449202A (en) * 1981-12-04 1984-05-15 Ncr Corporation Full duplex integrated circuit communication controller
EP0094800B1 (en) * 1982-05-14 1989-01-11 Production Control Information (Pci) Limited Production control system, especially for garment manufacture
US4476558A (en) * 1982-07-29 1984-10-09 Northern Telecom Limited Time compression multiplex digital transmission system
US4547880A (en) * 1983-05-13 1985-10-15 Able Computer Communication control apparatus for digital devices

Also Published As

Publication number Publication date
JPS6167165A (ja) 1986-04-07
FR2570205A1 (fr) 1986-03-14
US4707782A (en) 1987-11-17
GB2164178A (en) 1986-03-12
DE3531887A1 (de) 1986-03-20
GB8521499D0 (en) 1985-10-02
GB2164178B (en) 1988-05-18

Similar Documents

Publication Publication Date Title
US4067059A (en) Shared direct memory access controller
EP0137437B1 (en) Method for initializing a token-passing local-area network
US4322793A (en) Communication controller transparently integrated into a host CPU
US5001624A (en) Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
CA1078524A (en) Destination selection apparatus for a bus oriented computer system
US5280621A (en) Personal computer having dedicated processors for peripheral devices interconnected to the CPU by way of a system control processor
US3996564A (en) Input/output port control
US4396984A (en) Peripheral systems employing multipathing, path and access grouping
US3728693A (en) Programmatically controlled interrupt system for controlling input/output operations in a digital computer
JP2510810B2 (ja) マルチプロセッサシステムおよびその情報通信方法
US3806878A (en) Concurrent subsystem diagnostics and i/o controller
US5159684A (en) Data communication interface integrated circuit with data-echoing and non-echoing communication modes
US5134706A (en) Bus interface interrupt apparatus
US5128666A (en) Protocol and apparatus for a control link between a control unit and several devices
US5473757A (en) I/O controller using single data lines for slot enable/interrupt signals and specific circuit for distinguishing between the signals thereof
JPH0470658B2 (enExample)
US5073871A (en) Main storage access priority control system that checks bus conflict condition and logical storage busy condition at different clock cycles
JPH0738178B2 (ja) デバイス情報インタフェース
EP0087368B1 (en) Interchangeable interface circuit structure
SU596938A1 (ru) Система дл сопр жени терминальных устройств с вычислительной машиной
US5689725A (en) System for generating status signals of second bus on first bus by comparing actual phase of the second bus with expected phase of second bus
JPS609304B2 (ja) 通信制御装置のロギング情報収集処理方式
SU1401472A1 (ru) Устройство дл сопр жени ЭВМ с селекторным каналом
KR970002400B1 (ko) 다중프로세서 인터럽트 요청기에서의 인터럽트 송신 및 완료 제어방법(Control scheme of interrupt go and done in a multiprocessor interrupt requester)
KR0145932B1 (ko) 고속중형 컴퓨터시스템에 있어서 디엠에이제어기