DE3485129D1 - Verfahren zur bildung eines musters von elektrisch leitenden linien auf der oberseite eines keramischen substrates. - Google Patents

Verfahren zur bildung eines musters von elektrisch leitenden linien auf der oberseite eines keramischen substrates.

Info

Publication number
DE3485129D1
DE3485129D1 DE8484107678T DE3485129T DE3485129D1 DE 3485129 D1 DE3485129 D1 DE 3485129D1 DE 8484107678 T DE8484107678 T DE 8484107678T DE 3485129 T DE3485129 T DE 3485129T DE 3485129 D1 DE3485129 D1 DE 3485129D1
Authority
DE
Germany
Prior art keywords
pattern
forming
ceramic substrate
electrically conducting
conducting lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8484107678T
Other languages
German (de)
English (en)
Inventor
Albert Amendola
Arnold Frederi Schmeckenbecher
Joseph T Sobon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3485129D1 publication Critical patent/DE3485129D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/009—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone characterised by the material treated
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/45—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements
    • C04B41/4505—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements characterised by the method of application
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/45—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements
    • C04B41/4572—Partial coating or impregnation of the surface of the substrate
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/45—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements
    • C04B41/52—Multiple coating or impregnating multiple coating or impregnating with the same composition or with compositions only differing in the concentration of the constituents, is classified as single coating or impregnation
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/80—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone of only ceramics
    • C04B41/81—Coating or impregnation
    • C—CHEMISTRY; METALLURGY
    • C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
    • C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
    • C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
    • C04B41/80—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone of only ceramics
    • C04B41/81—Coating or impregnation
    • C04B41/89—Coating or impregnation for obtaining at least two superposed coatings having different compositions
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0002—Apparatus or processes for manufacturing printed circuits for manufacturing artworks for printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1258—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by using a substrate provided with a shape pattern, e.g. grooves, banks, resist pattern
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/098—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
    • H05K2203/0108—Male die used for patterning, punching or transferring
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0191—Using tape or non-metallic foil in a process, e.g. during filling of a hole with conductive paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/161—Using chemical substances, e.g. colored or fluorescent, for facilitating optical or visual inspection
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/17—Post-manufacturing processes
    • H05K2203/178—Demolishing, e.g. recycling, reverse engineering, destroying for security purposes; Using biodegradable materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
    • H05K3/1216—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by screen printing or stencil printing
    • H05K3/1225—Screens or stencils; Holders therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49158—Manufacturing circuit on or in base with molding of insulated base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49163—Manufacturing circuit on or in base with sintering of base

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Structural Engineering (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Wiring (AREA)
DE8484107678T 1983-08-08 1984-07-03 Verfahren zur bildung eines musters von elektrisch leitenden linien auf der oberseite eines keramischen substrates. Expired - Lifetime DE3485129D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/521,464 US4546065A (en) 1983-08-08 1983-08-08 Process for forming a pattern of metallurgy on the top of a ceramic substrate

Publications (1)

Publication Number Publication Date
DE3485129D1 true DE3485129D1 (de) 1991-11-07

Family

ID=24076840

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8484107678T Expired - Lifetime DE3485129D1 (de) 1983-08-08 1984-07-03 Verfahren zur bildung eines musters von elektrisch leitenden linien auf der oberseite eines keramischen substrates.

Country Status (4)

Country Link
US (1) US4546065A (enExample)
EP (1) EP0133917B1 (enExample)
JP (1) JPS6045097A (enExample)
DE (1) DE3485129D1 (enExample)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4552615A (en) * 1984-05-21 1985-11-12 International Business Machines Corporation Process for forming a high density metallurgy system on a substrate and structure thereof
US4753820A (en) * 1986-10-20 1988-06-28 United Technologies Corporation Variable pitch IC bond pad arrangement
US4766027A (en) * 1987-01-13 1988-08-23 E. I. Du Pont De Nemours And Company Method for making a ceramic multilayer structure having internal copper conductors
GB2212332A (en) * 1987-11-11 1989-07-19 Gen Electric Co Plc Fabrication of electrical circuits
JPH079382Y2 (ja) * 1987-12-28 1995-03-06 日本特殊陶業株式会社 セラミック基板
EP0370133A1 (de) * 1988-11-24 1990-05-30 Siemens Aktiengesellschaft Verfahren zur Herstellung von Leiterplatten
US5148765A (en) * 1990-02-22 1992-09-22 Elf Atochem North America, Inc. Printed-wireboard photoimaging
JPH0461293A (ja) * 1990-06-29 1992-02-27 Toshiba Corp 回路基板及びその製造方法
JPH0779191B2 (ja) * 1991-04-08 1995-08-23 株式会社東芝 立体配線板の製造方法
US5240671A (en) * 1992-06-01 1993-08-31 Microelectronics And Computer Technology Corporation Method of forming recessed patterns in insulating substrates
US5358604A (en) * 1992-09-29 1994-10-25 Microelectronics And Computer Technology Corp. Method for producing conductive patterns
TW349984B (en) * 1993-09-13 1999-01-11 Starck H C Gmbh Co Kg Pastes for the coating of substrates, methods for manufacturing them and their use
EP0804323B1 (de) * 1995-01-18 1998-11-04 Robert Bosch Gmbh Anordnung zur umsetzung von optischen in elektrische signale und verfahren zur herstellung
US5645673A (en) * 1995-06-02 1997-07-08 International Business Machines Corporation Lamination process for producing non-planar substrates
US5635000A (en) * 1995-12-22 1997-06-03 International Business Machines Corporation Method for screening using electrostatic adhesion
CA2245176A1 (en) * 1996-01-30 1997-08-07 Sarnoff Corporation Plasma display and method of making same
DE19615787A1 (de) * 1996-04-20 1997-10-23 Bosch Gmbh Robert Verfahren zur Herstellung eines keramischen Multilayer-Substrats
US5948200A (en) * 1996-07-26 1999-09-07 Taiyo Yuden Co., Ltd. Method of manufacturing laminated ceramic electronic parts
WO1999038176A1 (en) 1998-01-22 1999-07-29 Matsushita Electric Industrial Co., Ltd. Ink for electronic component, method for producing electronic component by using the ink for electronic component, and ink-jet device
US6016005A (en) 1998-02-09 2000-01-18 Cellarosi; Mario J. Multilayer, high density micro circuit module and method of manufacturing same
US20010001406A1 (en) * 1998-02-17 2001-05-24 Michael James Liberatore Method of making transmission lines and buried passive components in green tape
FR2793990B1 (fr) 1999-05-19 2001-07-27 Sagem Boitier electronique sur plaque et procede de fabrication d'un tel boitier
US6482573B1 (en) * 1999-12-15 2002-11-19 Advanced Micro Devices, Inc. Exposure correction based on reflective index for photolithographic process control
GB2374205B (en) * 2001-04-04 2004-12-22 Rolls Royce Plc An electrical conductor winding and a method of manufacturing an electrical conductor winding
US6888995B2 (en) * 2002-04-16 2005-05-03 Little Optics, Inc. Hermetic fiber optic package
US20060172061A1 (en) * 2003-06-05 2006-08-03 Toshimi Kohmura Method and apparatus for substrate fabrication
US7152317B2 (en) * 2003-08-08 2006-12-26 Shmuel Shapira Circuit forming method
JP5066830B2 (ja) * 2006-04-10 2012-11-07 株式会社村田製作所 セラミック多層基板
US7964243B2 (en) * 2007-04-30 2011-06-21 S.D. Warren Company Materials having a textured surface and methods for producing same
ES2405548T3 (es) * 2007-11-26 2013-05-31 S.D. Warren Company Métodos para fabricar dispositivos electrónicos mediante impresión de realces y revestimiento por raspado
US20110068890A1 (en) * 2008-03-12 2011-03-24 University Of Electronic Science And Technology Of China Ntc thin film thermal resistor and a method of producing it
US8551386B2 (en) * 2009-08-03 2013-10-08 S.D. Warren Company Imparting texture to cured powder coatings
KR101431918B1 (ko) * 2012-12-31 2014-08-19 삼성전기주식회사 인쇄회로기판 및 인쇄회로기판의 표면처리방법
JP6867102B2 (ja) * 2014-10-22 2021-04-28 Ｊｘ金属株式会社 銅放熱材、キャリア付銅箔、コネクタ、端子、積層体、シールド材、プリント配線板、金属加工部材、電子機器、及び、プリント配線板の製造方法
US10211072B2 (en) * 2017-06-23 2019-02-19 Applied Materials, Inc. Method of reconstituted substrate formation for advanced packaging applications
ES2914895B2 (es) * 2020-12-17 2022-10-26 Univ Jaume I Baldosa ceramica interruptora y procedimiento de fabricacion
CN114344539A (zh) * 2021-12-09 2022-04-15 苏州灵动佳芯科技有限公司 一种香氛雾化装置、系统、加工方法及电子设备

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3770529A (en) * 1970-08-25 1973-11-06 Ibm Method of fabricating multilayer circuits
US3948706A (en) * 1973-12-13 1976-04-06 International Business Machines Corporation Method for metallizing ceramic green sheets
US4109377A (en) * 1976-02-03 1978-08-29 International Business Machines Corporation Method for preparing a multilayer ceramic
JPS5479473A (en) * 1977-12-08 1979-06-25 Fujitsu Ltd Method of producing ceramic circuit board
JPS5493460A (en) * 1977-12-30 1979-07-24 Fujitsu Ltd Method of producing ceramic board
JPS55141786A (en) * 1979-04-20 1980-11-05 Hitachi Ltd Method of forming infinitesimal pattern
JPS566497A (en) * 1979-06-27 1981-01-23 Sumitomo Electric Industries Method of manufacturing integrated circuit
US4374457A (en) * 1980-08-04 1983-02-22 Wiech Raymond E Jr Method of fabricating complex micro-circuit boards and substrates
US4345955A (en) * 1980-10-28 1982-08-24 E. I. Du Pont De Nemours And Company Process for manufacturing multilayer ceramic chip carrier modules
US4435498A (en) * 1981-12-07 1984-03-06 Burroughs Corporation Manufacture of wafer-scale integrated circuits

Also Published As

Publication number Publication date
JPS6045097A (ja) 1985-03-11
EP0133917A3 (en) 1987-03-25
US4546065A (en) 1985-10-08
JPS644359B2 (enExample) 1989-01-25
EP0133917A2 (en) 1985-03-13
EP0133917B1 (en) 1991-10-02

Similar Documents

Publication Publication Date Title
DE3782904D1 (de) Verfahren zur ausbildung einer kupfer enthaltenden metallisierungsschicht auf der oberflaeche eines halbleiterbauelementes.
DE3770683D1 (de) Verfahren zur befestigung von elektronischen bauelementen auf einem substrat.
DE3851191D1 (de) Verfahren zur Beschichtung eines Substrates.
DE3576431D1 (de) Verfahren zum erzeugen eines metallisierungsmusters auf der oberflaeche eines keramiksubstrats.
DE3787595D1 (de) Verfahren zum entfernen von unerwuenschten teilchen von der oberflaeche eines substrats.
EP0133917A3 (en) Process for forming a pattern of electrically conductive lines on the top of a ceramic substrate
DE68928402D1 (de) Verfahren zur Entfernung einer Oxidschicht auf einem Substrat
DE3587041D1 (de) Verfahren zur herstellung von isolatorschichten aus silylierten polysilsesquioxanen auf elektronischen gedruckten schaltung.
DE3578149D1 (de) Verfahren zum herstellen von kupferkaschiertem basismaterial fuer leiterplatten.
DE3751333D1 (de) Verfahren zum Entfernen von Photoresists auf Halbleitersubstraten.
DE69001338D1 (de) Verfahren zur bildung von leitenden spuren auf einem substrat.
DE3787399D1 (de) Verfahren zum Herstellen eines keramischen Mehrshictsubstrates mit massivem nicht-porösem Metall-Leiter.
DE3587727D1 (de) Verfahren zum verbinden zweier substrate mittels arylcyclobutenmonomeren.
DE3774052D1 (de) Verfahren zur bildung von siliziumoxynitridschichten auf siliziumsubstraten.
DE69325849D1 (de) Verfahren zum Herstellen von Metalleiter auf einem isolierenden Substrat
DE3868178D1 (de) Verfahren zur herstellung einer leitenden struktur auf einem substrat.
DE69022927D1 (de) Verfahren zum Anbringen eines Musters von leitenden Zügen auf einem Substrat.
DE3580643D1 (de) Verfahren und vorrichtung zum herstellen von mustern auf ein substrat.
DE3667361D1 (de) Verfahren zum herstellen eines metallischen verbindungsmusters fuer hochintegrierte schaltungsbauelemente.
DE69123807D1 (de) Verfahren zum Verbessern der Eigenschaften einer Dünnschicht auf einem Substrat
DE3667498D1 (de) Verfahren zur metallbeschichtung eines organischen substrates.
DE68913172D1 (de) Verfahren zum Verbinden von keramischen Fasergefügen mit metallischen Substraten.
DE68917695D1 (de) Verfahren zum Herstellen von Leiterbahnen innerhalb eines isolierenden Substrates Isolierendensubstrat.
DE3865738D1 (de) Verteilvorrichtung zur bildung einer duennen schicht auf einer oberflaeche.
DE3674823D1 (de) Verfahren zur metallisierung von loechern fuer dickschichtkontaktierung zwischen den seiten eines substrats waehrend des siebdruckverfahrens.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee