DE3482546D1 - Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht. - Google Patents

Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht.

Info

Publication number
DE3482546D1
DE3482546D1 DE8484114614T DE3482546T DE3482546D1 DE 3482546 D1 DE3482546 D1 DE 3482546D1 DE 8484114614 T DE8484114614 T DE 8484114614T DE 3482546 T DE3482546 T DE 3482546T DE 3482546 D1 DE3482546 D1 DE 3482546D1
Authority
DE
Germany
Prior art keywords
dielectric layer
plasma process
producing conductive
continuous holes
conductive continuous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8484114614T
Other languages
English (en)
Inventor
Daniel David Johnson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EIDP Inc
Original Assignee
EI Du Pont de Nemours and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EI Du Pont de Nemours and Co filed Critical EI Du Pont de Nemours and Co
Application granted granted Critical
Publication of DE3482546D1 publication Critical patent/DE3482546D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084—Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0041—Etching of the substrate by chemical or physical means by plasma etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0397—Tab
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0548—Masks
    • H05K2203/0554—Metal used as mask for etching vias, e.g. by laser ablation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1184—Underetching, e.g. etching of substrate under conductors or etching of conductor under dielectrics; Means for allowing or controlling underetching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y10T29/49167—Manufacturing circuit on or in base by forming conductive walled aperture in base with deforming of conductive path

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
DE8484114614T 1983-12-05 1984-12-01 Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht. Expired - Lifetime DE3482546D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/558,309 US4472238A (en) 1983-12-05 1983-12-05 Process using plasma for forming conductive through-holes through a dielectric layer

Publications (1)

Publication Number Publication Date
DE3482546D1 true DE3482546D1 (de) 1990-07-19

Family

ID=24229045

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8484114614T Expired - Lifetime DE3482546D1 (de) 1983-12-05 1984-12-01 Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht.

Country Status (7)

Country Link
US (1) US4472238A (de)
EP (1) EP0144943B1 (de)
JP (1) JPS60138992A (de)
AU (1) AU567989B2 (de)
BR (1) BR8406129A (de)
CA (1) CA1214570A (de)
DE (1) DE3482546D1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4517050A (en) * 1983-12-05 1985-05-14 E. I. Du Pont De Nemours And Company Process for forming conductive through-holes through a dielectric layer
EP0228694A3 (de) * 1985-12-30 1989-10-04 E.I. Du Pont De Nemours And Company Verfahren zur Herstellung von leitenden Durchführungen in einer dielektrischen Schicht unter Verwendung einer Kombination von Laserätzung und anderen Ätzmitteln
US4797178A (en) * 1987-05-13 1989-01-10 International Business Machines Corporation Plasma etch enhancement with large mass inert gas
US4735820A (en) * 1987-05-18 1988-04-05 International Business Machines Corporation Removal of residual catalyst from a dielectric substrate
DE69023382T2 (de) * 1989-04-17 1996-06-20 Ibm Laminierungsverfahren zum Überdecken der Seitenwände einer Höhlung in einem Substrat sowie zur Füllung dieser Höhlung.
US4991285A (en) * 1989-11-17 1991-02-12 Rockwell International Corporation Method of fabricating multi-layer board
US4959119A (en) * 1989-11-29 1990-09-25 E. I. Du Pont De Nemours And Company Method for forming through holes in a polyimide substrate
JPH0779188B2 (ja) * 1990-05-31 1995-08-23 カシオ計算機株式会社 両面配線基板の製造方法
US5189261A (en) * 1990-10-09 1993-02-23 Ibm Corporation Electrical and/or thermal interconnections and methods for obtaining such
DE59301849D1 (de) * 1992-06-15 1996-04-18 Heinze Dyconex Patente Verfahren zur Herstellung von Substraten mit Durchführungen
CA2137861A1 (en) * 1994-02-21 1995-08-22 Walter Schmidt Process for the production of structures
US6183064B1 (en) 1995-08-28 2001-02-06 Lexmark International, Inc. Method for singulating and attaching nozzle plates to printheads
US5766499A (en) * 1996-04-26 1998-06-16 International Business Machines Corporation Method of making a circuitized substrate
US6158843A (en) * 1997-03-28 2000-12-12 Lexmark International, Inc. Ink jet printer nozzle plates with ink filtering projections
JP2000332369A (ja) * 1999-05-25 2000-11-30 Mitsui Mining & Smelting Co Ltd プリント回路板及びその製造方法
US6283584B1 (en) 2000-04-18 2001-09-04 Lexmark International, Inc. Ink jet flow distribution system for ink jet printer
US6595787B2 (en) * 2001-02-09 2003-07-22 Xerox Corporation Low cost integrated out-of-plane micro-device structures and method of making
US6655964B2 (en) 2001-02-09 2003-12-02 Xerox Corporation Low cost integrated out-of-plane micro-device structures and method of making
CN116347768B (zh) * 2023-03-29 2023-08-11 浙江振有电子股份有限公司 一种pcb多层板件钻孔连通方法及设备

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3364300A (en) * 1965-03-19 1968-01-16 Texas Instruments Inc Modular circuit boards
US3557446A (en) * 1968-12-16 1971-01-26 Western Electric Co Method of forming printed circuit board through-connections
DE2347217A1 (de) * 1973-09-19 1975-03-27 Siemens Ag Verfahren zum durchkontaktieren eines beidseitig metallkaschierten basismaterials fuer gedruckte schaltungen
GB1497312A (en) * 1975-10-22 1978-01-05 Int Computers Ltd Production of printed circuit arrangements
US4012307A (en) * 1975-12-05 1977-03-15 General Dynamics Corporation Method for conditioning drilled holes in multilayer wiring boards
JPS52104066A (en) * 1976-02-27 1977-09-01 Hitachi Ltd Selective etching method of thermosetting organic materials
US4319708A (en) * 1977-02-15 1982-03-16 Lomerson Robert B Mechanical bonding of surface conductive layers
DE2754526C2 (de) * 1977-12-07 1985-09-26 Siemens AG, 1000 Berlin und 8000 München Verfahren zur Herstellung des Kathodensystems eines Röntgen- oder Gammastrahlenkonverters
US4208241A (en) * 1978-07-31 1980-06-17 Bell Telephone Laboratories, Incorporated Device fabrication by plasma etching
US4184909A (en) * 1978-08-21 1980-01-22 International Business Machines Corporation Method of forming thin film interconnection systems
JPS5596655A (en) * 1979-01-18 1980-07-23 Sharp Corp Method of fabricating semiconductor device
US4289573A (en) * 1979-03-30 1981-09-15 International Business Machines Corporation Process for forming microcircuits
US4277321A (en) * 1979-04-23 1981-07-07 Bell Telephone Laboratories, Incorporated Treating multilayer printed wiring boards
US4357203A (en) * 1981-12-30 1982-11-02 Rca Corporation Plasma etching of polyimide

Also Published As

Publication number Publication date
US4472238A (en) 1984-09-18
BR8406129A (pt) 1985-09-24
CA1214570A (en) 1986-11-25
EP0144943B1 (de) 1990-06-13
EP0144943A3 (en) 1986-10-22
AU567989B2 (en) 1987-12-10
AU3628084A (en) 1985-06-13
JPH0141272B2 (de) 1989-09-04
EP0144943A2 (de) 1985-06-19
JPS60138992A (ja) 1985-07-23

Similar Documents

Publication Publication Date Title
DE3482546D1 (de) Plasmaverfahren zur herstellung leitfaehiger durchgehender loecher durch eine dielektrische schicht.
DE3485704D1 (de) Verfahren zur herstellung von leitfaehigen, durchgehenden loechern durch eine dielektrische schicht.
DE69020012D1 (de) Herstellung einer isolierenden Schicht, zum Beispiel in einem aktiven Matrix-Bauelement.
DE3177250D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit dielektrischen isolationszonen.
IT1168243B (it) Metodo per fabbricare un sostrato composito di semiconduttore su isolante, con profilo controllato per densita' di difetti
DE3750684D1 (de) Verfahren zur Herstellung von keramischen Mehrschichtstrukturen mit interner Anordnung von Kupferleitern.
DE3483659D1 (de) Verfahren zur herstellung von polycide-strukturen.
DE68923468D1 (de) Verfahren zur Herstellung von Mehrschichtschaltungen.
DE3482681D1 (de) Verfahren zur herstellung einer integrierten schaltungsanordnung mit isolierwannen.
DE3787399D1 (de) Verfahren zum Herstellen eines keramischen Mehrshictsubstrates mit massivem nicht-porösem Metall-Leiter.
DE3579850D1 (de) Verfahren zur herstellung von rohren aus mikriporoesem isoliermaterial und danach hergestellte rohre.
DE3682718D1 (de) Verfahren zur herstellung einer oberflaechenschicht durch elektrische entladungen.
DE3874411D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit einer schicht aus titan-wolfram.
DE3852510D1 (de) Verfahren zur Herstellung einer leitenden oder supraleitenden dünnen Schicht.
DE69004932D1 (de) Verfahren zur Herstellung breiter mit Dielektrikum gefüllter Isolationsgraben für Halbleiteranordnungen.
DE69211308D1 (de) Verfahren zur Herstellung einer Oberflächenschicht durch elektrische Entladungen
DE3483809D1 (de) Verfahren zur herstellung einer dielektrisch isolierten integrierten schaltung.
DE3485833D1 (de) Fluessiges chemisches verfahren zur herstellung von leitfaehigen durchgehenden loechern durch eine dielektrische schicht.
DE3853871D1 (de) Verfahren zur Herstellung doppeltorientierter Elektrobleche mit hoher Flussdichte.
DE3484733D1 (de) Verfahren zur herstellung einer dielektrisch isolierten integrierten schaltungsanordnung.
DE3460776D1 (en) Process for manufacturing conductors for integrated circuits by the planar technique
DE58905900D1 (de) Verfahren zur Herstellung elektrisch leitfähiger Muster.
BR8103652A (pt) Processo para a fabricacao de componentes eletricos, sobretudo de capacitores de camadas
DE3769182D1 (de) Verfahren zur herstellung von polyphenylenaether-polyamid-massen.
DE68918818D1 (de) Verfahren zur Herstellung von Halbleiterbauelementen durch selektives, U.V.-unterstütztes Aetzen von Mehrschichten.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee