DE3424078A1 - Dezimalmultiplikations-einrichtung - Google Patents
Dezimalmultiplikations-einrichtungInfo
- Publication number
- DE3424078A1 DE3424078A1 DE19843424078 DE3424078A DE3424078A1 DE 3424078 A1 DE3424078 A1 DE 3424078A1 DE 19843424078 DE19843424078 DE 19843424078 DE 3424078 A DE3424078 A DE 3424078A DE 3424078 A1 DE3424078 A1 DE 3424078A1
- Authority
- DE
- Germany
- Prior art keywords
- carry
- digit
- sum
- adder
- decimal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/4915—Multiplying; Dividing
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58119556A JPS6011927A (ja) | 1983-07-01 | 1983-07-01 | 10進乗算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3424078A1 true DE3424078A1 (de) | 1985-01-10 |
DE3424078C2 DE3424078C2 (US20100056889A1-20100304-C00004.png) | 1989-06-29 |
Family
ID=14764235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19843424078 Granted DE3424078A1 (de) | 1983-07-01 | 1984-06-29 | Dezimalmultiplikations-einrichtung |
Country Status (3)
Country | Link |
---|---|
US (1) | US4677583A (US20100056889A1-20100304-C00004.png) |
JP (1) | JPS6011927A (US20100056889A1-20100304-C00004.png) |
DE (1) | DE3424078A1 (US20100056889A1-20100304-C00004.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0237928A2 (de) * | 1986-03-18 | 1987-09-23 | Deutsche Thomson-Brandt GmbH | Verfahren zur Korrektur von blockweise übertragenen diskreten Werten |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60140429A (ja) * | 1983-12-28 | 1985-07-25 | Hitachi Ltd | 10進乗算装置 |
US4947364A (en) * | 1985-10-23 | 1990-08-07 | Hewlett-Packard Company | Method in a computing system for performing a multiplication |
JPH0769784B2 (ja) * | 1987-09-29 | 1995-07-31 | 日本電気株式会社 | 10進加算装置 |
US7546328B2 (en) * | 2004-08-31 | 2009-06-09 | Wisconsin Alumni Research Foundation | Decimal floating-point adder |
US7743084B2 (en) * | 2004-09-23 | 2010-06-22 | Wisconsin Alumni Research Foundation | Processing unit having multioperand decimal addition |
US7475104B2 (en) | 2005-02-09 | 2009-01-06 | International Business Machines Corporation | System and method for providing a double adder for decimal floating point operations |
US7519647B2 (en) * | 2005-02-09 | 2009-04-14 | International Business Machines Corporation | System and method for providing a decimal multiply algorithm using a double adder |
US8577952B2 (en) * | 2008-12-08 | 2013-11-05 | International Business Machines Corporation | Combined binary/decimal fixed-point multiplier and method |
US8566385B2 (en) * | 2009-12-02 | 2013-10-22 | International Business Machines Corporation | Decimal floating point multiplier and design structure |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2952229A1 (de) * | 1979-01-03 | 1980-07-17 | Honeywell Inf Systems | Verfahren und einrichtung zur multiplikation von dezimalzahlen in einer dv-anlage |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1196298A (en) * | 1966-10-04 | 1970-06-24 | Zentralen Inst Istchislitelna | Electric Circuit for Performing the Operation 'Multiplication', Especially in Electronic Calculators |
US3958112A (en) * | 1975-05-09 | 1976-05-18 | Honeywell Information Systems, Inc. | Current mode binary/bcd arithmetic array |
US4484300A (en) * | 1980-12-24 | 1984-11-20 | Honeywell Information Systems Inc. | Data processor having units carry and tens carry apparatus supporting a decimal multiply operation |
JPS58129653A (ja) * | 1982-01-29 | 1983-08-02 | Hitachi Ltd | 乗算方式 |
-
1983
- 1983-07-01 JP JP58119556A patent/JPS6011927A/ja active Granted
-
1984
- 1984-06-27 US US06/625,131 patent/US4677583A/en not_active Expired - Fee Related
- 1984-06-29 DE DE19843424078 patent/DE3424078A1/de active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2952229A1 (de) * | 1979-01-03 | 1980-07-17 | Honeywell Inf Systems | Verfahren und einrichtung zur multiplikation von dezimalzahlen in einer dv-anlage |
Non-Patent Citations (2)
Title |
---|
H. Hellermann,"Digital Computer System Principles"(McGraw-Hill Book Co., 1967, S. 300-301 * |
IBM Techn. Disclos. Bull., Vol. 14, Nr. 6, Nov. 1971, S. 1813-1816 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0237928A2 (de) * | 1986-03-18 | 1987-09-23 | Deutsche Thomson-Brandt GmbH | Verfahren zur Korrektur von blockweise übertragenen diskreten Werten |
DE3608914A1 (de) * | 1986-03-18 | 1987-10-01 | Thomson Brandt Gmbh | Verfahren zur korrektur |
US4758889A (en) * | 1986-03-18 | 1988-07-19 | Deutsche Thomson-Brandt Gmbh | Value correction method |
EP0237928A3 (en) * | 1986-03-18 | 1989-03-29 | Deutsche Thomson-Brandt Gmbh | Method for correcting blockwise transmitted discrete values |
Also Published As
Publication number | Publication date |
---|---|
JPS6011927A (ja) | 1985-01-22 |
US4677583A (en) | 1987-06-30 |
DE3424078C2 (US20100056889A1-20100304-C00004.png) | 1989-06-29 |
JPH0234054B2 (US20100056889A1-20100304-C00004.png) | 1990-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3854321T2 (de) | Populationszählung in Rechnersystemen. | |
DE4302898C2 (de) | Arithmetische Recheneinheit mit Akkumulierfunktion | |
DE1956209C3 (de) | Multipliziervorrichtung | |
DE19758079A1 (de) | Verfahren und Vorrichtung zur Galoisfeld-Multiplikation | |
DE2758130C2 (de) | Binärer und dezimaler Hochgeschwindigkeitsaddierer | |
DE4101004A1 (de) | Paralleler multiplizierer mit sprungfeld und modifiziertem wallac-baum | |
DE3424078A1 (de) | Dezimalmultiplikations-einrichtung | |
DE2039228C3 (de) | Schaltungsanordnung in einer Datenverarbeitungsanlage zum Verschieben einer binär kodierten Oktalzahl um eine Anzahl von Dezimalstellen nach rechts | |
DE3447634A1 (de) | Dividiervorrichtung | |
EP0265555A1 (de) | Verfahren und Schaltungsanordnung zur Addition von Gleitkommazahlen | |
DE1449564C3 (de) | Recheneinrichtung zur Subtraktion mehrerer Operanden oder zu deren Addition durch Verwendung von Komplementärwerten eines der Operanden | |
DE2727051C3 (de) | Einrichtung zur binären Multiplikation einer ersten Zahl als Multiplikand mit einer den Multiplikator ergebenden Summe aus einer zweiten und dritten Zahl im Binärcode | |
DE1499227C3 (de) | Schaltungsanordnung für arithmetische und logische Grundoperationen | |
DE1241159B (de) | UEbertragschaltung fuer ein Schnelladdierwerk | |
DE2855946A1 (de) | Pla-addierschaltung | |
DE2913729C2 (de) | Schaltungsanordnung zur bitparallelen Binäraddition oder zum Shiften von Binärzahlen | |
DE1549485C3 (de) | Anordnung zur Division binärer Operanden ohne Rückstellung des Restes | |
DE1549105C3 (de) | Codeprüfanordnung für die Korrektur fehlerhaft übertragener Zeichen | |
DE3302013A1 (de) | Divisionsvorrichtung | |
DE19847245C2 (de) | Kombinierte Addierer- und Logik-Einheit | |
DE2207566C3 (de) | Serien-Parallel-Multiplizierwerk | |
DE69527604T2 (de) | Elektronisches Bauelement, insbesondere fähig zum Ausführen einer Division zur Basis 4 von zwei Zahlen | |
DE2902488C2 (US20100056889A1-20100304-C00004.png) | ||
DE2460897B2 (de) | Parallel-rechenwerk fuer addition und subtraktion | |
DE1524177C (de) | Multiplikationseinrichtung zur teilweise parallelen Multiplikation binärer Faktoren |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |