DE3381374D1 - Schaltungen zur verarbeitung von sequentiellen adressdatenbloecken. - Google Patents

Schaltungen zur verarbeitung von sequentiellen adressdatenbloecken.

Info

Publication number
DE3381374D1
DE3381374D1 DE8383302148T DE3381374T DE3381374D1 DE 3381374 D1 DE3381374 D1 DE 3381374D1 DE 8383302148 T DE8383302148 T DE 8383302148T DE 3381374 T DE3381374 T DE 3381374T DE 3381374 D1 DE3381374 D1 DE 3381374D1
Authority
DE
Germany
Prior art keywords
block
address
incoming
data
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8383302148T
Other languages
English (en)
Inventor
James Hedley Wilkinson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of DE3381374D1 publication Critical patent/DE3381374D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • H04N5/935—Regeneration of digital synchronisation signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/102—Programmed access in sequence to addressed parts of tracks of operating record carriers
    • G11B27/107—Programmed access in sequence to addressed parts of tracks of operating record carriers of operating tapes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/36—Monitoring, i.e. supervising the progress of recording or reproducing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Communication Control (AREA)
  • Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)
  • Error Detection And Correction (AREA)
  • Color Television Systems (AREA)
DE8383302148T 1982-04-26 1983-04-15 Schaltungen zur verarbeitung von sequentiellen adressdatenbloecken. Expired - Lifetime DE3381374D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB08211975A GB2120423B (en) 1982-04-26 1982-04-26 Sequential data block address processing circuits

Publications (1)

Publication Number Publication Date
DE3381374D1 true DE3381374D1 (de) 1990-04-26

Family

ID=10529947

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8383302148T Expired - Lifetime DE3381374D1 (de) 1982-04-26 1983-04-15 Schaltungen zur verarbeitung von sequentiellen adressdatenbloecken.

Country Status (7)

Country Link
US (1) US4626912A (de)
EP (1) EP0093527B1 (de)
JP (1) JPS58194183A (de)
AT (1) ATE51335T1 (de)
CA (1) CA1208775A (de)
DE (1) DE3381374D1 (de)
GB (1) GB2120423B (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57174768A (en) * 1981-04-17 1982-10-27 Sharp Corp Information retrieving device
GB8327109D0 (en) * 1983-10-11 1983-11-09 Maxwell Ballymena Ltd R J Bituminous surfacing material
GB2159020B (en) * 1984-05-16 1987-11-18 Sony Corp Methods of and apparatus for use in decoding digital data
JPS6179385A (ja) * 1984-09-27 1986-04-22 Sony Corp 時間軸補正装置
US4796243A (en) * 1985-06-21 1989-01-03 Nec Corporation Time base correcting apparatus
JP2570254B2 (ja) * 1985-07-09 1997-01-08 ソニー株式会社 Ｐｃｍ信号の記録再生装置
JP2563897B2 (ja) * 1985-09-17 1996-12-18 カシオ計算機株式会社 ブロツクアドレス生成回路
JP2718022B2 (ja) * 1986-01-17 1998-02-25 ソニー株式会社 情報信号記録方法
US5228041A (en) * 1987-06-12 1993-07-13 Matsushita Electric Industrial Co., Ltd. Sync signal detection system in a memory system for recording and reproducing block unit data
US5021897A (en) * 1987-06-12 1991-06-04 Matsushita Electric Industrial Co., Ltd. Memory system for recording and reproducing block unit data
JP2615788B2 (ja) * 1988-03-29 1997-06-04 ソニー株式会社 デイジタルオーデイオ信号再生装置
JP2900385B2 (ja) * 1988-12-16 1999-06-02 ソニー株式会社 フレーム化回路及び方法
FR2648972B1 (fr) * 1989-06-27 1994-08-26 Thomson Csf Dispositif de synchronisation pour un decodeur de donnees codees par un code a longueur variable
GB2246683A (en) * 1990-06-22 1992-02-05 Rank Cintel Ltd Digital video data routing apparatus
US5485589A (en) * 1991-12-31 1996-01-16 Dell Usa, L.P. Predictive addressing architecture
US6219486B1 (en) * 1992-05-18 2001-04-17 Canon Kabushiki Kaisha Reproducing apparatus for reproducing data at a speed different from that at which recording is performed
US5451999A (en) * 1992-11-05 1995-09-19 Ampex Corporation Method and apparatus for detecting stability of a digital component video signal
JP3487119B2 (ja) * 1996-05-07 2004-01-13 松下電器産業株式会社 ドットクロック再生装置
JP3882257B2 (ja) * 1997-04-03 2007-02-14 ソニー株式会社 記録再生装置および方法
US6009542A (en) * 1998-03-31 1999-12-28 Quantum Corporation Method for preventing transfer of data to corrupt addresses
US7065288B1 (en) * 2000-06-21 2006-06-20 Sony Corporation System and method of patching missing digital video packets communicated in an IEEE 1394 compliant implementation
TWI328746B (en) * 2004-12-06 2010-08-11 Nvidia Corp A system for performing peer-to-peer data transfer
US7451259B2 (en) * 2004-12-06 2008-11-11 Nvidia Corporation Method and apparatus for providing peer-to-peer data transfer within a computing environment
US7275123B2 (en) * 2004-12-06 2007-09-25 Nvidia Corporation Method and apparatus for providing peer-to-peer data transfer within a computing environment
US7469309B1 (en) 2005-12-12 2008-12-23 Nvidia Corporation Peer-to-peer data transfer method and apparatus with request limits

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4313134A (en) * 1979-10-12 1982-01-26 Rca Corporation Track error correction system as for video disc player
GB2069195B (en) * 1980-01-30 1983-12-07 Sony Corp Sequential data block address processing circuits
US4340916A (en) * 1980-04-11 1982-07-20 Sony Corporation Apparatus and method for detecting discontinuities in time code addresses

Also Published As

Publication number Publication date
GB2120423B (en) 1985-10-09
ATE51335T1 (de) 1990-04-15
GB2120423A (en) 1983-11-30
CA1208775A (en) 1986-07-29
US4626912A (en) 1986-12-02
EP0093527B1 (de) 1990-03-21
JPS58194183A (ja) 1983-11-12
EP0093527A3 (en) 1985-07-31
EP0093527A2 (de) 1983-11-09
JPH0533479B2 (de) 1993-05-19

Similar Documents

Publication Publication Date Title
ATE51335T1 (de) Schaltungen zur verarbeitung von sequentiellen adressdatenbloecken.
ATE11187T1 (de) Digitale signalverarbeitung.
ATE98032T1 (de) Digitaler lese-/schreibspeicher.
ATA1038874A (de) Schaltungsanordnung fur datenubertragungsanlagen, zur unterdruckung impulsformiger signale in einer eingangssignalfolge
ATE6186T1 (de) Verfahren und schaltungsanordnung zur synchronisierung bei der uebertragung von digitalen nachrichtensignalen.
ATE10883T1 (de) Verarbeitungsschaltungen fuer sequenzielle datenblockadressierung.
JPS54145441A (en) Converter
GB1509059A (en) Clocking signal generators for use in data processing systems
KR910006852A (ko) 메모리 제어 시스템 및 방법
JPS5685130A (en) Rom access circuit
GB1469795A (en) Data detection system
NL6506144A (de)
JPS5758274A (en) Data flag circuit for editing
JPS5752256A (en) Traffic observation system for electronic switchboard
JPS5635252A (en) Detecting system for program branch address
JPS55157048A (en) Address output circuit
JPS5730173A (en) Buffer memory control system
JPS56102162A (en) Decoding system of variable length code
JPS57162194A (en) Writing device in read-only memory (rom)
JPS5489531A (en) Buffer memory system
JPS5736331A (ja) Basurainsochi
JPS55121543A (en) Area decision circuit
JPS57164493A (en) Read-only memory integrated circuit
KR910021042A (ko) 타이머 시스템
JPS55124874A (en) Loop pick up system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition