DE3049671A1 - Sample and hold circuit with offset cancellation - Google Patents

Sample and hold circuit with offset cancellation

Info

Publication number
DE3049671A1
DE3049671A1 DE19803049671 DE3049671A DE3049671A1 DE 3049671 A1 DE3049671 A1 DE 3049671A1 DE 19803049671 DE19803049671 DE 19803049671 DE 3049671 A DE3049671 A DE 3049671A DE 3049671 A1 DE3049671 A1 DE 3049671A1
Authority
DE
Germany
Prior art keywords
transistor
line
capacitor
transistors
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19803049671
Other languages
German (de)
English (en)
Inventor
Y Haque
R Mao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
American Microsystems Holding Corp
Original Assignee
American Microsystems Holding Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Microsystems Holding Corp filed Critical American Microsystems Holding Corp
Publication of DE3049671A1 publication Critical patent/DE3049671A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • G11C27/024—Sample-and-hold arrangements using a capacitive memory element
    • G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier

Landscapes

  • Amplifiers (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Measurement Of Current Or Voltage (AREA)
DE19803049671 1979-09-27 1980-09-02 Sample and hold circuit with offset cancellation Pending DE3049671A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US7933979A 1979-09-27 1979-09-27
PCT/US1980/001130 WO1981000928A1 (en) 1979-09-27 1980-09-02 Sample and hold circuit with offset cancellation

Publications (1)

Publication Number Publication Date
DE3049671A1 true DE3049671A1 (en) 1982-02-25

Family

ID=22149901

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19803049671 Pending DE3049671A1 (en) 1979-09-27 1980-09-02 Sample and hold circuit with offset cancellation

Country Status (7)

Country Link
JP (1) JPS56501223A (enExample)
DE (1) DE3049671A1 (enExample)
FR (1) FR2466838A1 (enExample)
GB (1) GB2075781A (enExample)
NL (1) NL8020352A (enExample)
SE (1) SE8103279L (enExample)
WO (1) WO1981000928A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2534415A1 (fr) * 1982-10-07 1984-04-13 Cii Honeywell Bull Procede de fabrication de resistances electriques dans un materiau semi-conducteur polycristallin et dispositif a circuits integres resultant
NL8501492A (nl) * 1985-05-24 1986-12-16 Philips Nv Bemonster- en houd-schakelinrichting.
US4691125A (en) * 1986-10-03 1987-09-01 Motorola, Inc. One hundred percent duty cycle sample-and-hold circuit
GB2214018A (en) * 1987-12-23 1989-08-23 Philips Electronic Associated Current mirror circuit arrangement
US5162670A (en) * 1990-01-26 1992-11-10 Kabushiki Kaisha Toshiba Sample-and-hold circuit device
JP2777302B2 (ja) * 1992-01-16 1998-07-16 株式会社東芝 オフセット検出回路、出力回路および半導体集積回路
KR100557501B1 (ko) * 2003-06-30 2006-03-07 엘지.필립스 엘시디 주식회사 아날로그 버퍼 및 그 구동방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3441913A (en) * 1966-04-12 1969-04-29 James J Pastoriza Multiple signal sampling and storage elements sequentially discharged through an operational amplifier
FR96064E (fr) * 1968-10-31 1972-05-19 Ferrieu Gilbert Dispositif échantillonneur a mémoire de signaux analogiques.
US4066919A (en) * 1976-04-01 1978-01-03 Motorola, Inc. Sample and hold circuit

Also Published As

Publication number Publication date
WO1981000928A1 (en) 1981-04-02
SE8103279L (sv) 1981-05-25
GB2075781A (en) 1981-11-18
NL8020352A (nl) 1981-07-01
FR2466838A1 (fr) 1981-04-10
JPS56501223A (enExample) 1981-08-27

Similar Documents

Publication Publication Date Title
DE69323818T2 (de) Vorrichtung zur Erzeugung einer MOS temperaturkompensierten Referenzspannung für niedrige Spannungen und grosse Betriebsspannungsbereiche
DE2821418A1 (de) Taktgesteuerter gleichspannungswandler
DE2323858C3 (de) Monolithisch integrierbare Quarzoszillatorschaltung
DE69005460T2 (de) Stabiler Referenzspannungsgenerator.
DE2430126A1 (de) Hybride transistorschaltung
DE2129108B2 (de) Verstaerker mit einer mindestens einen bipolaren transistor enthaltenden eingangsstufe
DE2343128B2 (de) R-S-Flip-Flop-Schaltung mit komplementären Isolierschicht-Feldeffekt-Transistoren
EP0130587B1 (de) Eingangssignalpegelwandler für eine MOS-Digitalschaltung
DE69517706T2 (de) Verstärker
DE3237778A1 (de) Dynamisches schieberegister
DE3049671A1 (en) Sample and hold circuit with offset cancellation
DE68923334T2 (de) Stromschalterlogikschaltung mit gesteuerten Ausgangssignalpegeln.
DE69411312T2 (de) BiCMOS Ausgangstreiberschaltung
DE3343700C2 (enExample)
DE3528550C2 (enExample)
DE69413793T2 (de) Stromquelle
EP0334980B1 (de) Filterschaltung
DE69131532T2 (de) Schaltung zum Ansteuern einer schwebenden Schaltung mit einem digitalen Signal
DE3024014A1 (de) Wechsel- in gleichspannungswandler in form einer integrierten schaltung
DE60032210T2 (de) Pegelumsetzer mit anstiegszeitsteurungsvorrichtung
DE3213916C2 (de) Halbleiterschaltung mit Pufferkreis
DE3127889C2 (de) Schaltungsanordnung aus mindestens zwei Verstärkern
DE3002894B1 (de) Monolithisch integrierte Halbleiterschaltung mit Transistoren
EP0588111B1 (de) Speicherelement
EP0246689B1 (de) Schaltung zum Umsetzen von Drei-Zustands-Signalen in binäre Signale