DE2952314C2 - - Google Patents

Info

Publication number
DE2952314C2
DE2952314C2 DE19792952314 DE2952314A DE2952314C2 DE 2952314 C2 DE2952314 C2 DE 2952314C2 DE 19792952314 DE19792952314 DE 19792952314 DE 2952314 A DE2952314 A DE 2952314A DE 2952314 C2 DE2952314 C2 DE 2952314C2
Authority
DE
Germany
Prior art keywords
address
signal
bits
memory
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19792952314
Other languages
German (de)
English (en)
Other versions
DE2952314A1 (de
Inventor
Thomas O. Newton Mass. Us Holtey
Robert C. Braintree Mass. Us Miller
Kin C. Burlington Mass. Us Yu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/000,314 external-priority patent/US4257101A/en
Priority claimed from US06/000,463 external-priority patent/US4290104A/en
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Publication of DE2952314A1 publication Critical patent/DE2952314A1/de
Application granted granted Critical
Publication of DE2952314C2 publication Critical patent/DE2952314C2/de
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension
    • G06F12/0623Address space extension for memory modules
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Microcomputers (AREA)
DE19792952314 1979-01-02 1979-12-24 Adressiereinrichtung fuer ein computersystem Granted DE2952314A1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US30479A 1979-01-02 1979-01-02
US06/000,314 US4257101A (en) 1979-01-02 1979-01-02 Hardware in a computer system for maintenance by a remote computer system
US06/000,463 US4290104A (en) 1979-01-02 1979-01-02 Computer system having a paging apparatus for mapping virtual addresses to real addresses for a memory of a multiline communications controller

Publications (2)

Publication Number Publication Date
DE2952314A1 DE2952314A1 (de) 1980-07-17
DE2952314C2 true DE2952314C2 (xx) 1987-11-05

Family

ID=27356644

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19792952314 Granted DE2952314A1 (de) 1979-01-02 1979-12-24 Adressiereinrichtung fuer ein computersystem

Country Status (3)

Country Link
DE (1) DE2952314A1 (xx)
FR (1) FR2445988A1 (xx)
GB (1) GB2057729B (xx)

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1160222B (de) * 1962-01-04 1963-12-27 Siemens Ag Schaltungsanordnung zur Adressenmodifikation bei einer programmgesteuerten digitalen Rechenmaschine
US3251041A (en) * 1962-04-17 1966-05-10 Melpar Inc Computer memory system
US3267462A (en) * 1963-08-13 1966-08-16 Keltec Ind Inc Transponder incorporating negative resistance amplifiers and multiport directional couplers
US3461433A (en) * 1967-01-27 1969-08-12 Sperry Rand Corp Relative addressing system for memories
FR1567705A (xx) * 1967-06-09 1969-04-08
US3764996A (en) * 1971-12-23 1973-10-09 Ibm Storage control and address translation
US4010451A (en) * 1972-10-03 1977-03-01 National Research Development Corporation Data structure processor
FR122199A (xx) * 1973-12-17
US3909798A (en) * 1974-01-25 1975-09-30 Raytheon Co Virtual addressing method and apparatus
US3914747A (en) * 1974-02-26 1975-10-21 Periphonics Corp Memory having non-fixed relationships between addresses and storage locations
US3976978A (en) * 1975-03-26 1976-08-24 Honeywell Information Systems, Inc. Method of generating addresses to a paged memory
US4057847A (en) * 1976-06-14 1977-11-08 Sperry Rand Corporation Remote controlled test interface unit

Also Published As

Publication number Publication date
FR2445988A1 (fr) 1980-08-01
DE2952314A1 (de) 1980-07-17
FR2445988B1 (xx) 1985-04-19
GB2057729B (en) 1983-08-10
GB2057729A (en) 1981-04-01

Similar Documents

Publication Publication Date Title
DE2448212C2 (de) Asynchrone Sammelleitung zur Kommunikation mit selbstbestimmter Priorität zwischen Mutterrechnergeräten und Tochterrechnergeräten
DE2756890C2 (de) Schaltungungsanordnung zur Steuerung der Datenübertragung zwischen einer zentralen Verarbeitungseinheit und einer Mehrzahl peripherer Einheiten
DE2635592A1 (de) Multiprozessor-abrufsystem
DE3232600C2 (xx)
DE2719635A1 (de) Anordnung fuer eine erweiterung einer mikroprogrammsteuerung einer datenverarbeitungsanlage
DE3146356A1 (de) Datenverarbeitungssystem
DE2363846C2 (de) Datenverarbeitungsanlage mit einer Schaltungsanordnung zur Steuerung des Datentransfers zwischen dem Hauptspeicher und mehreren peripheren Geräten
DE1774052B1 (de) Rechner
DE69324323T2 (de) Mehrstationskommunikationsbussystem, sowie eine Master-Station und eine Slave-Station für den Einsatz in einem solchen System
DE2813080A1 (de) Einrichtung zur speicheradressierung
DE69119149T2 (de) Struktur zur direkten Speicher-zu-Speicher-Übertragung
EP0185260B1 (de) Schnittstelle für direkten Nachrichtenaustausch
DE2900586C2 (de) Anordnung zum Decodieren von Codewörtern variabler Länge
DE2218630B2 (de) Schaltungsanordnung zur Steuerung von Unterbrechungssignalen in Datenverarbeitungsanlagen
DE1499191B2 (de) Elektronische einrichtung fuer eine datenverarbeitungsanlage
DE2522343B2 (de) Anordnung zur steuerung von verfahrensablaeufen
DE2558417A1 (de) Datenverarbeitungssystem
DE1294429B (de) Schaltungsanordnung zur Datenuebertragung zwischen mehreren Aussenstationen einer Datenverarbeitungsanlage und dem Haupt-speicher der zentralen Verarbeitungseinheit
DE2749884C2 (xx)
DE2952314C2 (xx)
DE1549422B2 (de) Datenverarbeitungsanlage mit variabel vorwaehlbarer wortlaenge
DE69431338T2 (de) Datenverarbeitungssystem mit Busbreite-Wechselfunktion
DE69331294T2 (de) Mikroprozessorgesteuertes Gerät
DE69315785T2 (de) Modulare Vorrichtung zum Koppeln und zum Multiplexen von unterschiedlichen Bussen
DE2630711A1 (de) Speichersteuersystem

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 9/36

D2 Grant after examination
8327 Change in the person/name/address of the patent owner

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

8363 Opposition against the patent
8365 Fully valid after opposition proceedings
8339 Ceased/non-payment of the annual fee