DE2939021C2 - Verfahren zum digitalen Vervielfachen einer Signal-Frequenz - Google Patents
Verfahren zum digitalen Vervielfachen einer Signal-FrequenzInfo
- Publication number
- DE2939021C2 DE2939021C2 DE2939021A DE2939021A DE2939021C2 DE 2939021 C2 DE2939021 C2 DE 2939021C2 DE 2939021 A DE2939021 A DE 2939021A DE 2939021 A DE2939021 A DE 2939021A DE 2939021 C2 DE2939021 C2 DE 2939021C2
- Authority
- DE
- Germany
- Prior art keywords
- signal
- frequency
- output
- input
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
- G01R23/02—Arrangements for measuring frequency, e.g. pulse repetition rate; Arrangements for measuring period of current or voltage
- G01R23/10—Arrangements for measuring frequency, e.g. pulse repetition rate; Arrangements for measuring period of current or voltage by converting frequency into a train of pulses, which are then counted, i.e. converting the signal into a square wave
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Measuring Frequencies, Analyzing Spectra (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/946,474 US4224574A (en) | 1978-09-28 | 1978-09-28 | Digital frequency quadrupler |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2939021A1 DE2939021A1 (de) | 1980-04-10 |
| DE2939021C2 true DE2939021C2 (de) | 1984-06-20 |
Family
ID=25484518
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2939021A Expired DE2939021C2 (de) | 1978-09-28 | 1979-09-26 | Verfahren zum digitalen Vervielfachen einer Signal-Frequenz |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4224574A (enExample) |
| JP (1) | JPS5545294A (enExample) |
| DE (1) | DE2939021C2 (enExample) |
| FR (1) | FR2437742A1 (enExample) |
| GB (1) | GB2030745B (enExample) |
| MY (1) | MY8600718A (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5753729U (enExample) * | 1980-09-10 | 1982-03-29 | ||
| US4394769A (en) * | 1981-06-15 | 1983-07-19 | Hughes Aircraft Company | Dual modulus counter having non-inverting feedback |
| JPS58152336U (ja) * | 1982-03-31 | 1983-10-12 | 日東工器株式会社 | 鉄筋のスリ−ブ固着装置 |
| US4845437A (en) * | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
| DE3643947C2 (de) * | 1986-12-22 | 1995-11-02 | Vdo Schindling | Schaltungsanordnung zum Abgleich der Frequenz eines Oszillators |
| DE3822428A1 (de) * | 1988-06-30 | 1990-01-04 | Siemens Ag | Schaltungsanordnung zur erzeugung eines referenztaktes |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3743946A (en) * | 1971-06-11 | 1973-07-03 | Halliburton Co | Variable frequency multiplier and phase shifter |
| US3832640A (en) * | 1972-12-11 | 1974-08-27 | Ford Motor Co | Time division interpolator |
| US3835396A (en) * | 1973-09-12 | 1974-09-10 | G Demos | Device for changing frequency of constant amplitude square waves |
| US3935539A (en) * | 1974-04-08 | 1976-01-27 | The United States Of America As Represented By The Secretary Of The Navy | A-C signal multiplying circuit by a ratio of whole numbers the numerator of which is greater than one and greater than the denominator |
| US4025866A (en) * | 1975-11-10 | 1977-05-24 | Nasa | Open loop digital frequency multiplier |
| US4017719A (en) * | 1975-12-18 | 1977-04-12 | Rca Corporation | Binary rate multiplier with means for spacing output signals |
| US3993957A (en) * | 1976-03-08 | 1976-11-23 | International Business Machines Corporation | Clock converter circuit |
| US4072904A (en) * | 1976-09-23 | 1978-02-07 | The United States Of America As Represented By The Secretary Of The Navy | Presettable rate multiplier |
-
1978
- 1978-09-28 US US05/946,474 patent/US4224574A/en not_active Expired - Lifetime
-
1979
- 1979-07-31 GB GB7926570A patent/GB2030745B/en not_active Expired
- 1979-09-13 JP JP11782879A patent/JPS5545294A/ja active Pending
- 1979-09-26 DE DE2939021A patent/DE2939021C2/de not_active Expired
- 1979-09-26 FR FR7923974A patent/FR2437742A1/fr active Granted
-
1986
- 1986-12-30 MY MY718/86A patent/MY8600718A/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| FR2437742B1 (enExample) | 1984-02-10 |
| JPS5545294A (en) | 1980-03-29 |
| FR2437742A1 (fr) | 1980-04-25 |
| MY8600718A (en) | 1986-12-31 |
| DE2939021A1 (de) | 1980-04-10 |
| GB2030745B (en) | 1983-09-07 |
| US4224574A (en) | 1980-09-23 |
| GB2030745A (en) | 1980-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2541163C2 (de) | Anordnung zur Bestimmung der Phasendifferenz | |
| DE3690492C2 (de) | Phasenkomparator-Einrasterfassungsschaltung und unter Verwendung einer solchen Schaltung aufgebauter Frequenzsynthesegenerator | |
| DE2726277C2 (de) | Verfahren zum Ermitteln eines Signals vorgegebener Frequenz und Anordnung zur Durchführung des Verfahrens | |
| DE2537937C2 (de) | Synchronisationsschaltung, die durch Ermittlung eines günstigen Abtastzeitpunktes den Empfang von in einem gestörten Eingangssignal enthaltenen Impulsen ermöglicht | |
| DE2939021C2 (de) | Verfahren zum digitalen Vervielfachen einer Signal-Frequenz | |
| DE1226635B (de) | Verfahren und Schaltungsanordnung zur Fest-stellung fehlerhafter Impulsregenerierverstaerker | |
| EP0873588A1 (de) | Verfahren und anordnung zur frequenzmodulation eines hochfrequenten signals | |
| DE2514529A1 (de) | Digitales dekodiersystem | |
| DE3834865A1 (de) | Verfahren und schaltung zur ableitung von h- und v-frequenten synchronimpulsen | |
| DE3152878C2 (de) | Schaltungsanordnung mit wenigstens zwei Festratenverzögerungskreisen | |
| DE1252727B (de) | Verfahren zum störungsfreien Empfang übertragener Daten | |
| DE2108320A1 (de) | Einrichtung zur Frequenz- und Phasenregelung | |
| DE3523787A1 (de) | Digitaler phasen/frequenz-detektor | |
| DE69211028T2 (de) | Verfahren und Anordnung zum Erzeugen eines Taktimpulssignals aus einem Zweiphasenmodulierten digitalen Signal | |
| DE2620969C2 (de) | Digital-Analogwandler bei einem Lagemeßsystem | |
| DE4431791C2 (de) | Signalauswahlvorrichtung | |
| EP0046317B1 (de) | Verfahren und Einrichtung zur Kurzschluss-Richtungsdetektion | |
| DE3843261A1 (de) | Schaltungsanordnung zur steuerung der phase eines taktsignals | |
| DE2423818A1 (de) | Schaltungsanordnung zur umwandlung einer zahl in einen prozentsatz einer vorgegebenen zahl | |
| DE1292183B (de) | Schaltungsanordnung zur Phasenkorrektur von von einem Taktgeber abgegebenen Signalen durch impulsfoermige Steuersignale | |
| DE1449427B2 (de) | Schaltungsanordnung zur auswertung von phasenmoduliert aufgezeichneten daten | |
| EP0450418B1 (de) | Einrichtung zum Übertragen eines pulsbreitenmodulierten elektrischen Eingangssignals | |
| EP0422732A2 (de) | Adaptive Vorrichtung zur Identifikation eines periodischen Signals | |
| DE955965C (de) | Anordnung zur Synchronisierung des Empfaengers mit dem Sender in Impuls-Multiplexanlagen | |
| EP0868027A2 (de) | Schaltung zum Verzögern eines Taktsignals mit Verzögerungsmessen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8110 | Request for examination paragraph 44 | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |