DE2824862C2 - - Google Patents
Info
- Publication number
- DE2824862C2 DE2824862C2 DE2824862A DE2824862A DE2824862C2 DE 2824862 C2 DE2824862 C2 DE 2824862C2 DE 2824862 A DE2824862 A DE 2824862A DE 2824862 A DE2824862 A DE 2824862A DE 2824862 C2 DE2824862 C2 DE 2824862C2
- Authority
- DE
- Germany
- Prior art keywords
- circuit
- output
- input
- connection
- internal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/22—Means for limiting or controlling the pin/gate ratio
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017545—Coupling arrangements; Impedance matching circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1731—Optimisation thereof
- H03K19/1732—Optimisation thereof by limitation or reduction of the pin/gate ratio
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
- Networks Using Active Elements (AREA)
- Processing Of Color Television Signals (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19782824862 DE2824862A1 (de) | 1978-06-06 | 1978-06-06 | Monolithisch integrierte digitale halbleiterschaltung |
| FR7913590A FR2428353A1 (fr) | 1978-06-06 | 1979-05-29 | Circuit integre monolithique numerique a semi-conducteurs |
| GB7919512A GB2023341B (en) | 1978-06-06 | 1979-06-05 | Monolithic integrated semiconductor digital circuit modules |
| JP7108679A JPS54162438A (en) | 1978-06-06 | 1979-06-06 | Monolithic integrated digital semiconductor circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19782824862 DE2824862A1 (de) | 1978-06-06 | 1978-06-06 | Monolithisch integrierte digitale halbleiterschaltung |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2824862A1 DE2824862A1 (de) | 1979-12-20 |
| DE2824862C2 true DE2824862C2 (OSRAM) | 1990-10-31 |
Family
ID=6041189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19782824862 Granted DE2824862A1 (de) | 1978-06-06 | 1978-06-06 | Monolithisch integrierte digitale halbleiterschaltung |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPS54162438A (OSRAM) |
| DE (1) | DE2824862A1 (OSRAM) |
| FR (1) | FR2428353A1 (OSRAM) |
| GB (1) | GB2023341B (OSRAM) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57212563A (en) * | 1981-06-25 | 1982-12-27 | Fujitsu Ltd | Address reading circuit for one-chip microcomputer |
| US4878168A (en) * | 1984-03-30 | 1989-10-31 | International Business Machines Corporation | Bidirectional serial test bus device adapted for control processing unit using parallel information transfer bus |
| US4654789A (en) * | 1984-04-04 | 1987-03-31 | Honeywell Information Systems Inc. | LSI microprocessor chip with backward pin compatibility |
| US4677548A (en) * | 1984-09-26 | 1987-06-30 | Honeywell Information Systems Inc. | LSI microprocessor chip with backward pin compatibility and forward expandable functionality |
| RU2160925C1 (ru) * | 1999-08-04 | 2000-12-20 | Малков Андрей Вячеславович | Матричный коммутатор "prosto" |
| RU2168204C1 (ru) * | 1999-09-13 | 2001-05-27 | Курский государственный технический университет | Модуль матричного коммутатора |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2517630B2 (de) * | 1975-04-21 | 1977-12-01 | Siemens AG, 1000 Berlin und 8000 München | Teileinrichtung eines datenverarbeitungssystems |
| NL7512834A (nl) * | 1975-11-03 | 1977-05-05 | Philips Nv | Geheugen met vluchtige informatie opslag en willekeurige toegankelijkheid. |
| DE2744111A1 (de) * | 1977-09-30 | 1979-04-05 | Siemens Ag | Schaltungsanordnung zur eingabe von unterbrechungsbefehlen und ausgabe von unterbrechungsbestaetigungen fuer computer-systeme |
-
1978
- 1978-06-06 DE DE19782824862 patent/DE2824862A1/de active Granted
-
1979
- 1979-05-29 FR FR7913590A patent/FR2428353A1/fr active Granted
- 1979-06-05 GB GB7919512A patent/GB2023341B/en not_active Expired
- 1979-06-06 JP JP7108679A patent/JPS54162438A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| FR2428353B1 (OSRAM) | 1984-11-30 |
| JPS54162438A (en) | 1979-12-24 |
| GB2023341A (en) | 1979-12-28 |
| DE2824862A1 (de) | 1979-12-20 |
| FR2428353A1 (fr) | 1980-01-04 |
| GB2023341B (en) | 1983-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3645221C2 (OSRAM) | ||
| DE69527155T2 (de) | Spannungspegelverschieber | |
| DE2657948C3 (de) | Logikschaltung | |
| DE1512403C3 (de) | Bistabile Schaltungsanordnung für jeweils paarweise angelegte komplementäre Eingangssignale | |
| DE2944149A1 (de) | Integrierte schaltungsanordnung in mos-technik | |
| DE2714715B2 (de) | Schaltungsanordnung, die bei jedem Zustandswechsel eines ihr zugeführten binären Eingangssignals einen Ausgangsimpuls erzeugt | |
| DE2203456C3 (de) | Aus Transistoren aufgebaute bistabile Multivibratorschaltung vorn Master/Slave-Typ | |
| DE69312939T2 (de) | Integrierte Schaltung mit bidirektionnellem Anschlussstift | |
| DE2824862C2 (OSRAM) | ||
| DE2609714C3 (OSRAM) | ||
| DE2925331A1 (de) | Schaltung mit doppelzweckanschluss | |
| DE2435454A1 (de) | Dynamischer binaerzaehler | |
| DE2833211C2 (de) | Asynchroner binärer Vorwärts-Rückwärtszähler | |
| DE2422123A1 (de) | Schaltverzoegerungsfreie bistabile schaltung | |
| DE69222798T2 (de) | Zählerschaltung | |
| DE2044418A1 (de) | Schieberegister | |
| DE69128987T2 (de) | Gatterausgangsstruktur mit drei Zuständen, insbesondere für CMOS ICs | |
| DE2654575C2 (de) | Elektronische Berührungsschaltvorrichtung | |
| DE3741029C2 (OSRAM) | ||
| DE1814496A1 (de) | Schaltanordnung mit Haupt- und Tochterschalter | |
| DE68927255T2 (de) | Impulsgeneratorschaltung | |
| DE2300187C2 (de) | Schreibschaltung für Halbleiterspeicher | |
| DE3887817T2 (de) | Steuerschaltung für Leseverstärker. | |
| EP0588111B1 (de) | Speicherelement | |
| DE19841203C1 (de) | Digitale Schaltung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8110 | Request for examination paragraph 44 | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8320 | Willingness to grant licences declared (paragraph 23) | ||
| 8339 | Ceased/non-payment of the annual fee |