DE2458734A1 - Verfahren zur herstellung hochohmiger widerstaende in einer integrierten halbleiterschaltung - Google Patents

Verfahren zur herstellung hochohmiger widerstaende in einer integrierten halbleiterschaltung

Info

Publication number
DE2458734A1
DE2458734A1 DE19742458734 DE2458734A DE2458734A1 DE 2458734 A1 DE2458734 A1 DE 2458734A1 DE 19742458734 DE19742458734 DE 19742458734 DE 2458734 A DE2458734 A DE 2458734A DE 2458734 A1 DE2458734 A1 DE 2458734A1
Authority
DE
Germany
Prior art keywords
insulating layer
semiconductor
implanted
resistance
zinc ions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19742458734
Other languages
German (de)
English (en)
Inventor
Billy L Crowder
Swie-In Tan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2458734A1 publication Critical patent/DE2458734A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/20Resistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/3115Doping the insulating layers
    • H01L21/31155Doping the insulating layers by ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE19742458734 1974-03-04 1974-12-12 Verfahren zur herstellung hochohmiger widerstaende in einer integrierten halbleiterschaltung Withdrawn DE2458734A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US448100A US3922708A (en) 1974-03-04 1974-03-04 Method of producing high value ion implanted resistors

Publications (1)

Publication Number Publication Date
DE2458734A1 true DE2458734A1 (de) 1975-09-11

Family

ID=23778996

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19742458734 Withdrawn DE2458734A1 (de) 1974-03-04 1974-12-12 Verfahren zur herstellung hochohmiger widerstaende in einer integrierten halbleiterschaltung

Country Status (7)

Country Link
US (1) US3922708A (US20100223739A1-20100909-C00025.png)
JP (1) JPS50120783A (US20100223739A1-20100909-C00025.png)
CA (1) CA1023875A (US20100223739A1-20100909-C00025.png)
DE (1) DE2458734A1 (US20100223739A1-20100909-C00025.png)
FR (1) FR2263608B1 (US20100223739A1-20100909-C00025.png)
GB (1) GB1451296A (US20100223739A1-20100909-C00025.png)
IT (1) IT1031241B (US20100223739A1-20100909-C00025.png)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2446088A1 (de) * 1974-09-26 1976-04-01 Siemens Ag Statisches speicherelement und verfahren zu seiner herstellung
US4053922A (en) * 1976-05-19 1977-10-11 General Electric Company Light triggered thyristor having controlled turn on delay
US4249196A (en) * 1978-08-21 1981-02-03 Burroughs Corporation Integrated circuit module with integral capacitor
JPS57121254A (en) * 1981-01-21 1982-07-28 Mitsubishi Electric Corp Manufacture of semiconductor device
JPS57201050A (en) * 1981-06-05 1982-12-09 Seiko Epson Corp Multilayer wiring structure
DE3138960A1 (de) * 1981-09-30 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Verfahren zur erzeugung elektrisch leitender schichten
US4722913A (en) * 1986-10-17 1988-02-02 Thomson Components-Mostek Corporation Doped semiconductor vias to contacts
US4766450A (en) * 1987-07-17 1988-08-23 Xerox Corporation Charging deposition control in electrographic thin film writting head
US4868537A (en) * 1987-09-10 1989-09-19 Siliconix Incorporated Doped SiO2 resistor and method of forming same
US4950620A (en) * 1988-09-30 1990-08-21 Dallas Semiconductor Corp. Process for making integrated circuit with doped silicon dioxide load elements
JPH0756883B2 (ja) * 1990-05-25 1995-06-14 工業技術院長 電気的接続の形成方法とこれを用いて形成される集積回路
US6614088B1 (en) 2000-02-18 2003-09-02 James D. Beasom Breakdown improvement method and sturcture for lateral DMOS device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3390012A (en) * 1964-05-14 1968-06-25 Texas Instruments Inc Method of making dielectric bodies having conducting portions
US3682700A (en) * 1968-08-15 1972-08-08 Gale Ind Inc Method of imparting electrical conductivity to an amorphous substrate by ion implantation,and the product thereof
DE1812130C3 (de) * 1968-12-02 1975-01-16 Telefunken Patentverwertungsgesellschaft Mbh, 7900 Ulm Verfahren zum Herstellen einer Halbleiter- oder Dickfilmanordnung
US3614480A (en) * 1969-10-13 1971-10-19 Bell Telephone Labor Inc Temperature-stabilized electronic devices
US3620945A (en) * 1970-01-19 1971-11-16 Texas Instruments Inc Methods of making a composite dielectric body
US3693011A (en) * 1971-02-02 1972-09-19 Hughes Aircraft Co Ion implanted bolometer
JPS4884580A (US20100223739A1-20100909-C00025.png) * 1972-02-12 1973-11-09

Also Published As

Publication number Publication date
IT1031241B (it) 1979-04-30
JPS50120783A (US20100223739A1-20100909-C00025.png) 1975-09-22
CA1023875A (en) 1978-01-03
FR2263608A1 (US20100223739A1-20100909-C00025.png) 1975-10-03
FR2263608B1 (US20100223739A1-20100909-C00025.png) 1976-12-31
GB1451296A (en) 1976-09-29
US3922708A (en) 1975-11-25

Similar Documents

Publication Publication Date Title
DE1589810C3 (de) Passiviertes Halbleiterbauelement und Verfahren zu seiner Herstellung
DE2718894C2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE2729171C2 (de) Verfahren zur Herstellung einer integrierten Schaltung
EP1430489B1 (de) Elektrokeramisches bauelement mit mehreren kontaktflächen
DE112009001477T5 (de) Kostengünstige Substrate mit Hochwiderstands-Eigenschaften und Verfahren zum Herstellen derselben
DE1696092A1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen unter Anwendung eines selektiven elektrolytischen AEtzverfahrens
DE1614283A1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung und durch dieses Verfahren hergestellte Halbleitervorrichtung
DE1282196B (de) Halbleiterbauelement mit einer Schutzvorrichtung fuer seine pn-UEbergaenge
DE261631T1 (de) Integrierter licht-geregelter und licht-geloeschter, statischer induktionsthyristor und sein herstellungsverfahren.
DE3138960A1 (de) Verfahren zur erzeugung elektrisch leitender schichten
DE6606541U (de) Halbleiteranordnung
DE2160427B2 (de) Verfahren zur Herstellung eines Halbleiterwiderstandes mit implantierten Ionen eines neutralen Dotierungsstoffes
DE2458734A1 (de) Verfahren zur herstellung hochohmiger widerstaende in einer integrierten halbleiterschaltung
DE2436449B2 (de) Schottky-diode sowie verfahren zu ihrer herstellung
DE2033532B2 (de) Halbleiteranordnung mit einer Passivierungsschicht aus Siliziumdioxid
DE112006002489B4 (de) Leistungshalbleiter-Bauteil mit integriertem passiven Bauelement
DE3109074C2 (US20100223739A1-20100909-C00025.png)
DE2132034A1 (de) Verfahren zur Herstellung von Zwischenverbindungen fuer elektrische Baueinheiten auf Festkoerpern
DE1589899B2 (de) Halbleiteranordnung mit einem mehrschichtigen Isolierfilm und Verfahren zu ihrer Herstellung
DE1811995A1 (de) Vorrichtung zur Bildung ohmscher Anschluesse bei elektronischen Bauteilen oder Schaltungen
DE3147535A1 (de) Verfahren zum herstellen einer halbleitervorrichtung
DE2105164C2 (de) Halbleiterbauelement mit Basis- und Emitterzone und Widerstandsschicht und Verfahren zu seiner Herstellung
DE102004047007A1 (de) Keramiksubstrat für elektronische Dünnschichtbauelemente, Verfahren für das Herstellen des Substrats und elektronisches Dünnschichtbauelement unter Verwendung des Substrats
DE19726308A1 (de) Verfahren zur Bildung einer Polycidschicht bei einem Halbleiterbauelement sowie das Halbleiterbauelement
DE2264126A1 (de) Halbleiterdiode und verfahren zu ihrer herstellung

Legal Events

Date Code Title Description
8141 Disposal/no request for examination