DE2263019A1 - Adressierbares matrixsystem - Google Patents

Adressierbares matrixsystem

Info

Publication number
DE2263019A1
DE2263019A1 DE19722263019 DE2263019A DE2263019A1 DE 2263019 A1 DE2263019 A1 DE 2263019A1 DE 19722263019 DE19722263019 DE 19722263019 DE 2263019 A DE2263019 A DE 2263019A DE 2263019 A1 DE2263019 A1 DE 2263019A1
Authority
DE
Germany
Prior art keywords
output
decoder
matrices
matrix
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19722263019
Other languages
German (de)
English (en)
Inventor
Jean Edgar Picquendar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of DE2263019A1 publication Critical patent/DE2263019A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Static Random-Access Memory (AREA)
DE19722263019 1971-12-23 1972-12-02 Adressierbares matrixsystem Pending DE2263019A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7146395A FR2164498B1 (enrdf_load_stackoverflow) 1971-12-23 1971-12-23

Publications (1)

Publication Number Publication Date
DE2263019A1 true DE2263019A1 (de) 1973-07-05

Family

ID=9087972

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19722263019 Pending DE2263019A1 (de) 1971-12-23 1972-12-02 Adressierbares matrixsystem

Country Status (3)

Country Link
DE (1) DE2263019A1 (enrdf_load_stackoverflow)
FR (1) FR2164498B1 (enrdf_load_stackoverflow)
GB (1) GB1418038A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399372A (en) * 1979-12-14 1983-08-16 Nippon Telegraph And Telephone Public Corporation Integrated circuit having spare parts activated by a high-to-low adjustable resistance device
US4485459A (en) * 1982-09-20 1984-11-27 Fairchild Camera & Instrument Corp. Redundant columns for byte wide memories

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4281398A (en) * 1980-02-12 1981-07-28 Mostek Corporation Block redundancy for memory array

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399372A (en) * 1979-12-14 1983-08-16 Nippon Telegraph And Telephone Public Corporation Integrated circuit having spare parts activated by a high-to-low adjustable resistance device
US4485459A (en) * 1982-09-20 1984-11-27 Fairchild Camera & Instrument Corp. Redundant columns for byte wide memories

Also Published As

Publication number Publication date
FR2164498A1 (enrdf_load_stackoverflow) 1973-08-03
GB1418038A (en) 1975-12-17
FR2164498B1 (enrdf_load_stackoverflow) 1975-06-13

Similar Documents

Publication Publication Date Title
DE2313917C3 (de) Speicher mit redundanten Speicherstellen
DE2010366A1 (de) Verfahren und Einrichtung zum elektronischen Einschreiben in einen nur zum Ablesen bestimmten Impedanzspeicher
DE2256135C3 (de) Verfahren zum Prüfen von monolithisch integrierten Halbleiterschaltungen
DE1816356A1 (de) Monolythischer Halbleiterspeicher
DE2128790A1 (de) Einrichtung zum Verwenden mehrerer betriebsfähiger Schaltungen in einem in tegrierten Schaltungsplättchen
DE2151472A1 (de) Mikroprogrammspeicher fuer Elektronenrechner
EP0104442A2 (de) Monolithisch integrierte digitale Halbleiterschaltung
DE2325151A1 (de) Anordnung zum erzeugen von zahlenfolgen fuer pruefzwecke bei integrierten schaltungen
EP0282976B1 (de) Verfahren und Schaltungsanordnung zum parallelen Einschreiben von Daten in einen Halbleiterspeicher
DE2059598A1 (de) Halbleiterspeicher zur Speicherung einer voreingegebenen,nichtloeschbaren Grundinformation
DE2347968B2 (de) Assoziative speicherzelle
EP0100772B1 (de) Elektrisch programmierbare Speichermatrix
DE2545168A1 (de) Inhaltsadressierbarer speicher
DE2041959A1 (de) Randomspeicher
DE4020895A1 (de) Halbleiterspeichereinrichtung zum speichern von daten mit einer mehrzahl von bits und betriebsverfahren fuer diese
DE2146905A1 (de) Datenspeicher, insbesondere monoh thisch integrierter Halbleiter Daten speicher
DE2505245C3 (enrdf_load_stackoverflow)
DE1574502A1 (de) Assoziativspeicher
DE2136515A1 (de) Bipolare Halbleiter Speicherzelle
DE1966852A1 (de) Speichereinheit mit einer kapazitiven speichereinrichtung
DE2263019A1 (de) Adressierbares matrixsystem
DE2101180B2 (enrdf_load_stackoverflow)
DE2022256A1 (de) Permanentspeicher
DE2332555A1 (de) Schadhafte speicherzellen enthaltendes monolithisches halbleiterchip geringer verlustleistung
DE4132152C2 (de) Serieller Auswahlschaltkreis und Betriebsverfahren hierfür