DE2238409A1 - Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes - Google Patents

Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes

Info

Publication number
DE2238409A1
DE2238409A1 DE2238409A DE2238409A DE2238409A1 DE 2238409 A1 DE2238409 A1 DE 2238409A1 DE 2238409 A DE2238409 A DE 2238409A DE 2238409 A DE2238409 A DE 2238409A DE 2238409 A1 DE2238409 A1 DE 2238409A1
Authority
DE
Germany
Prior art keywords
digit
correction
result
subtraction
subtracting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE2238409A
Other languages
German (de)
English (en)
Inventor
Jean Canzanove
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of DE2238409A1 publication Critical patent/DE2238409A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G06F7/495—Adding; Subtracting in digit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Error Detection And Correction (AREA)
DE2238409A 1971-08-30 1972-08-04 Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes Pending DE2238409A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7131333A FR2151477A5 (enExample) 1971-08-30 1971-08-30

Publications (1)

Publication Number Publication Date
DE2238409A1 true DE2238409A1 (de) 1973-03-08

Family

ID=9082316

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2238409A Pending DE2238409A1 (de) 1971-08-30 1972-08-04 Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes

Country Status (8)

Country Link
US (1) US3795897A (enExample)
JP (1) JPS4833740A (enExample)
BE (1) BE787672A (enExample)
BR (1) BR7205848D0 (enExample)
DE (1) DE2238409A1 (enExample)
FR (1) FR2151477A5 (enExample)
IT (1) IT964194B (enExample)
NL (1) NL7211229A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961170A (en) * 1971-04-22 1976-06-01 Ing. C. Olivetti & C., S.P.A. Fixed point to floating point conversion in an electronic computer
DE2737483C3 (de) * 1977-08-19 1980-07-03 Siemens Ag, 1000 Berlin Und 8000 Muenchen Korrektur-Schaltungsanordnung für Additions- oder Substraktionsoperationen mit nicht-hexadezimalen Operanden in hexadezimalen Rechenwerken

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2969913A (en) * 1954-02-23 1961-01-31 Hughes Aircraft Co Circuits for selectively shifting, extracting, and inserting digital information
US3529296A (en) * 1967-06-08 1970-09-15 Filmotype Corp Hyphen-based line composing apparatus and method
US3507998A (en) * 1967-12-07 1970-04-21 Teletype Corp Resynchronizing circuit
US3662346A (en) * 1969-02-15 1972-05-09 Sanyo Electric Co Information output system
US3648237A (en) * 1969-02-28 1972-03-07 Ibm Apparatus and method for obtaining synchronization of a maximum length pseudorandom sequence
US3613082A (en) * 1969-06-30 1971-10-12 Sanders Associates Inc Logic evaluator and adaptive recognition network

Also Published As

Publication number Publication date
IT964194B (it) 1974-01-21
BE787672A (fr) 1972-12-18
JPS4833740A (enExample) 1973-05-12
NL7211229A (enExample) 1973-03-02
US3795897A (en) 1974-03-05
FR2151477A5 (enExample) 1973-04-20
BR7205848D0 (pt) 1974-08-22

Similar Documents

Publication Publication Date Title
DE2508706C2 (de) Schaltungsanordnung zur Codierung von Datenbitfolgen
DE1178623B (de) Programmgesteuerte datenverarbeitende Maschine
DE2524749C2 (de) Digitale Filteranordnung
DE1549508C3 (de) Anordnung zur Übertragsberechnung mit kurzer Signallaufzeit
DE1499178A1 (de) Steuerbarer Datenspeicher mit Verzoegerungsleitung
DE1274179B (de) Verfahren und Anordnung zum Umsetzen bipolarer elektrischer Analogwerte in entsprechende Digitalwerte nach der Iterationsmethode
DE3303269C2 (enExample)
DE1160892B (de) Schiebeeinheit
DE1193553B (de) Schieberegister
DE1119567B (de) Geraet zur Speicherung von Informationen
DE2017132A1 (de) Binarer Parallel Addierer
DE1241159B (de) UEbertragschaltung fuer ein Schnelladdierwerk
DE2037959A1 (de) Verfahren und Schaltungsanordnung zum Dar stellen oder Aufzeichnen einer Folge binarer Bits
DE2337084A1 (de) Tasteneingabeschaltung
DE69026363T2 (de) Multipositionsverschieber mit Paritätsbitgenerator
DE1549461C3 (enExample)
DE2712582A1 (de) Digital-differential-analysator
DE1962676A1 (de) Linearisierung eines digitalen Leistungsverstaerkers mit Phasensteuerung
DE2549032A1 (de) Logisches geraet zur multiplikation von digitalen operanden mit vorzeichen
DE1099236B (de) Elektrisches Rechenwerk zum Potenzieren einer ªÃ-stelligen binaeren Zahl
DE2140386A1 (de) Digitalrechengerat
DE1524182A1 (de) Akkumulator zur Ausfuehrung von Additionen und Subtraktionen
DE1239506B (de) Divisionseinrichtung
DE1424926B1 (de) Verfahren zur Multiplikation binaerer Zahlen in mehreren Operationsschritten
DE2704258B2 (de) Digital-Analog-Wandler