DE19882418T1 - Ein Deskew-Latch verwendende quellensynchrone Schnittstelle zwischen Master und Slave - Google Patents

Ein Deskew-Latch verwendende quellensynchrone Schnittstelle zwischen Master und Slave

Info

Publication number
DE19882418T1
DE19882418T1 DE19882418T DE19882418T DE19882418T1 DE 19882418 T1 DE19882418 T1 DE 19882418T1 DE 19882418 T DE19882418 T DE 19882418T DE 19882418 T DE19882418 T DE 19882418T DE 19882418 T1 DE19882418 T1 DE 19882418T1
Authority
DE
Germany
Prior art keywords
slave
master
source
synchronous interface
deskew
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19882418T
Other languages
English (en)
Other versions
DE19882418B4 (de
Inventor
Peter Macwilliams
Bindi Prasad
Manoj Khare
Dilip Sampath
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE19882418T1 publication Critical patent/DE19882418T1/de
Application granted granted Critical
Publication of DE19882418B4 publication Critical patent/DE19882418B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE19882418T 1997-05-06 1998-04-10 System einer quellensynchronen Schnittstelle zwischen Master- und Slave-Einrichtungen und zugehöriges Verfahren Expired - Fee Related DE19882418B4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/852,438 1997-05-06
US08/852,438 US6209072B1 (en) 1997-05-06 1997-05-06 Source synchronous interface between master and slave using a deskew latch
PCT/US1998/007236 WO1998050845A1 (en) 1997-05-06 1998-04-10 Source synchronous interface between master and slave using a deskew latch

Publications (2)

Publication Number Publication Date
DE19882418T1 true DE19882418T1 (de) 2000-06-21
DE19882418B4 DE19882418B4 (de) 2005-11-24

Family

ID=25313328

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19882418T Expired - Fee Related DE19882418B4 (de) 1997-05-06 1998-04-10 System einer quellensynchronen Schnittstelle zwischen Master- und Slave-Einrichtungen und zugehöriges Verfahren

Country Status (5)

Country Link
US (2) US6209072B1 (de)
AU (1) AU6898098A (de)
DE (1) DE19882418B4 (de)
GB (1) GB2342740B (de)
WO (1) WO1998050845A1 (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6430697B1 (en) 1999-05-14 2002-08-06 Intel Corporation Method and apparatus for reducing data return latency of a source synchronous data bus by detecting a late strobe and enabling a bypass path
EP1061454A1 (de) * 1999-06-14 2000-12-20 Abb Research Ltd. Verfahren zum Synchronisieren von Geräten an einem Rechnerbus
DE10048895A1 (de) * 1999-10-01 2001-06-13 Schlumberger Technologies Inc Testverfahren und -vorrichtung für quellensynchrone Signale
JP2002082830A (ja) * 2000-02-14 2002-03-22 Mitsubishi Electric Corp インターフェイス回路
US6704890B1 (en) * 2000-12-22 2004-03-09 Nortel Networks Limited Skew compensating interface for operation with arbitrary data
US6834362B2 (en) * 2001-03-26 2004-12-21 Sun Microsystems, Inc. Apparatus and method for error detection on source-synchronous buses
US7120838B2 (en) * 2002-03-26 2006-10-10 Intel Corporation Method and unit for deskewing signals
US20030217301A1 (en) * 2002-05-16 2003-11-20 Levy Paul S. Method and apparatus for transmitting side-band data within a source synchronous clock signal
US7117306B2 (en) * 2002-12-19 2006-10-03 Intel Corporation Mitigating access penalty of a semiconductor nonvolatile memory
US7386750B2 (en) * 2005-07-15 2008-06-10 Hewlett-Packard Development Company, L.P. Reduced bus turnaround time in a multiprocessor architecture
WO2009072038A2 (en) 2007-12-05 2009-06-11 Nxp B.V. Source-synchronous data link for system-on-chip design
US8321719B2 (en) * 2009-09-25 2012-11-27 Intel Corporation Efficient clocking scheme for a bidirectional data link
US9304530B1 (en) * 2012-08-28 2016-04-05 Rambus Inc. Skew-tolerant strobe-to-clock domain crossing
US9652415B2 (en) * 2014-07-09 2017-05-16 Sandisk Technologies Llc Atomic non-volatile memory data transfer
US9904621B2 (en) 2014-07-15 2018-02-27 Sandisk Technologies Llc Methods and systems for flash buffer sizing
US9645744B2 (en) 2014-07-22 2017-05-09 Sandisk Technologies Llc Suspending and resuming non-volatile memory operations
US9436397B2 (en) 2014-09-23 2016-09-06 Sandisk Technologies Llc. Validating the status of memory operations
US9952978B2 (en) 2014-10-27 2018-04-24 Sandisk Technologies, Llc Method for improving mixed random performance in low queue depth workloads
US9558125B2 (en) 2014-10-27 2017-01-31 Sandisk Technologies Llc Processing of un-map commands to enhance performance and endurance of a storage device
US9753649B2 (en) 2014-10-27 2017-09-05 Sandisk Technologies Llc Tracking intermix of writes and un-map commands across power cycles
US9817752B2 (en) 2014-11-21 2017-11-14 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
US9824007B2 (en) 2014-11-21 2017-11-21 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
US9647697B2 (en) 2015-03-16 2017-05-09 Sandisk Technologies Llc Method and system for determining soft information offsets
US9772796B2 (en) 2015-04-09 2017-09-26 Sandisk Technologies Llc Multi-package segmented data transfer protocol for sending sub-request to multiple memory portions of solid-state drive using a single relative memory address
US9864545B2 (en) 2015-04-14 2018-01-09 Sandisk Technologies Llc Open erase block read automation
US9753653B2 (en) 2015-04-14 2017-09-05 Sandisk Technologies Llc High-priority NAND operations management
US10372529B2 (en) 2015-04-20 2019-08-06 Sandisk Technologies Llc Iterative soft information correction and decoding
US9778878B2 (en) 2015-04-22 2017-10-03 Sandisk Technologies Llc Method and system for limiting write command execution
US9870149B2 (en) 2015-07-08 2018-01-16 Sandisk Technologies Llc Scheduling operations in non-volatile memory devices using preference values
US9715939B2 (en) 2015-08-10 2017-07-25 Sandisk Technologies Llc Low read data storage management
US10228990B2 (en) 2015-11-12 2019-03-12 Sandisk Technologies Llc Variable-term error metrics adjustment
US10126970B2 (en) 2015-12-11 2018-11-13 Sandisk Technologies Llc Paired metablocks in non-volatile storage device
US9837146B2 (en) 2016-01-08 2017-12-05 Sandisk Technologies Llc Memory system temperature management
US10732856B2 (en) 2016-03-03 2020-08-04 Sandisk Technologies Llc Erase health metric to rank memory portions
US10481830B2 (en) 2016-07-25 2019-11-19 Sandisk Technologies Llc Selectively throttling host reads for read disturbs in non-volatile memory system
EP3591433B1 (de) 2018-07-02 2023-06-14 NXP USA, Inc. Kommunikationseinheit, integrierte schaltungen und verfahren zur takt- und datensynchronisation
EP3591435B1 (de) 2018-07-02 2022-08-10 NXP USA, Inc. Kommunikationseinheit, integrierte schaltung und verfahren zur taktverteilung und -synchronisation
EP3591431B1 (de) 2018-07-02 2021-05-05 NXP USA, Inc. Kommunikationseinheit und verfahren zur taktverteilung und synchronisation
EP3591432B1 (de) 2018-07-02 2021-06-30 NXP USA, Inc. Kommunikationseinheit, integrierte schaltung und verfahren zur taktverteilung und -synchronisation
EP3591434B1 (de) * 2018-07-02 2023-07-26 NXP USA, Inc. Kommunikationseinheit, integrierte schaltungen und verfahren zur takt- und datensynchronisation

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3766532A (en) 1972-04-28 1973-10-16 Nanodata Corp Data processing system having two levels of program control
US4141067A (en) 1977-06-13 1979-02-20 General Automation Multiprocessor system with cache memory
US4342069A (en) 1979-07-02 1982-07-27 Mostek Corporation Integrated circuit package
US4323967A (en) 1980-04-15 1982-04-06 Honeywell Information Systems Inc. Local bus interface for controlling information transfers between units in a central subsystem
US4755930A (en) 1985-06-27 1988-07-05 Encore Computer Corporation Hierarchical cache memory system and method
US5454088A (en) 1985-11-15 1995-09-26 Mitsubishi Denki Kabushiki Kaisha Microprogram control device for controlling data path section including designation of instruction cycle values
US5251308A (en) 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
US5025366A (en) 1988-01-20 1991-06-18 Advanced Micro Devices, Inc. Organization of an integrated cache unit for flexible usage in cache system design
US5058006A (en) 1988-06-27 1991-10-15 Digital Equipment Corporation Method and apparatus for filtering invalidate requests
US5317716A (en) 1988-08-16 1994-05-31 International Business Machines Corporation Multiple caches using state information indicating if cache line was previously modified and type of access rights granted to assign access rights to cache line
EP0375794A1 (de) * 1988-12-24 1990-07-04 International Business Machines Corporation Methode zur Synchronisierung von Signalen, die auf verschiedenen Chips mit On-Chip-Taktgebern verschiedener Frequenz erzeugt werden
US5335337A (en) * 1989-01-27 1994-08-02 Digital Equipment Corporation Programmable data transfer timing
US4965793A (en) * 1989-02-03 1990-10-23 Digital Equipment Corporation Method and apparatus for interfacing a system control unit for a multi-processor
JP3063006B2 (ja) 1989-02-08 2000-07-12 インテル・コーポレーション マイクロプログラムされるコンピュータ装置及びマイクロコードシーケンスメモリをアドレツシングする方法
US5287484A (en) 1989-06-21 1994-02-15 Hitachi, Ltd. Multi-processor system for invalidating hierarchical cache
US4969122A (en) 1989-08-21 1990-11-06 Sun Microsystems, Inc. Apparatus for page tagging in a computer system
US5136700A (en) 1989-12-22 1992-08-04 Digital Equipment Corporation Apparatus and method for reducing interference in two-level cache memories
US5297269A (en) 1990-04-26 1994-03-22 Digital Equipment Company Cache coherency protocol for multi processor computer system
JPH05108484A (ja) 1990-06-07 1993-04-30 Intel Corp キヤツシユメモリ
ATE170642T1 (de) 1990-06-15 1998-09-15 Compaq Computer Corp Mehrstufeneinschluss in mehrstufigen cache- speicherhierarchien
US5115455A (en) * 1990-06-29 1992-05-19 Digital Equipment Corporation Method and apparatus for stabilized data transmission
IE860318L (en) 1990-10-01 1986-08-05 Digital Equipment Corp System bus for a multi-cache data processing system
US5249282A (en) 1990-11-21 1993-09-28 Benchmarq Microelectronics, Inc. Integrated cache memory system with primary and secondary cache memories
US5164619A (en) * 1990-11-21 1992-11-17 Hewlett-Packard Company Low skew clocking system for VLSI integrated circuits
US5265235A (en) 1990-11-30 1993-11-23 Xerox Corporation Consistency protocols for shared memory multiprocessors
US5454093A (en) 1991-02-25 1995-09-26 International Business Machines Corporation Buffer bypass for quick data access
DE69233510T2 (de) * 1991-03-01 2006-02-02 Advanced Micro Devices, Inc., Sunnyvale Ausgangspuffer für Mikroprozessor
US5303362A (en) 1991-03-20 1994-04-12 Digital Equipment Corporation Coupled memory multiprocessor computer system including cache coherency management protocols
US5155067A (en) 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5325504A (en) 1991-08-30 1994-06-28 Compaq Computer Corporation Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system
US5353424A (en) 1991-11-19 1994-10-04 Digital Equipment Corporation Fast tag compare and bank select in set associative cache
US5345576A (en) 1991-12-31 1994-09-06 Intel Corporation Microprocessor simultaneously issues an access to an external cache over an external cache bus and to an internal cache, cancels the external cache access on an internal cache hit, and reissues the access over a main memory bus on an external cache miss
US5325503A (en) 1992-02-21 1994-06-28 Compaq Computer Corporation Cache memory system which snoops an operation to a first location in a cache line and does not snoop further operations to locations in the same line
JP3517237B2 (ja) * 1992-03-06 2004-04-12 ラムバス・インコーポレーテッド 同期バス・システムおよびそのためのメモリ装置
US5319766A (en) 1992-04-24 1994-06-07 Digital Equipment Corporation Duplicate tag store for a processor having primary and backup cache memories in a multiprocessor computer system
US5388224A (en) 1992-04-24 1995-02-07 Digital Equipment Corporation Processor identification mechanism for a multiprocessor system
US5361267A (en) 1992-04-24 1994-11-01 Digital Equipment Corporation Scheme for error handling in a computer system
US5615358A (en) * 1992-05-28 1997-03-25 Texas Instruments Incorporated Time skewing arrangement for operating memory in synchronism with a data processor
US5313501A (en) * 1992-06-15 1994-05-17 Digital Equipment Corporation Method and apparatus for deskewing digital data
US5434993A (en) 1992-11-09 1995-07-18 Sun Microsystems, Inc. Methods and apparatus for creating a pending write-back controller for a cache controller on a packet switched memory bus employing dual directories
US5524233A (en) 1993-03-31 1996-06-04 Intel Corporation Method and apparatus for controlling an external cache memory wherein the cache controller is responsive to an interagent communication for performing cache control operations
US5706485A (en) * 1993-09-21 1998-01-06 Intel Corporation Method and apparatus for synchronizing clock signals in a multiple die circuit including a stop clock feature
US5488639A (en) * 1993-12-21 1996-01-30 Intel Corporation Parallel multistage synchronization method and apparatus
US5678020A (en) 1994-01-04 1997-10-14 Intel Corporation Memory subsystem wherein a single processor chip controls multiple cache memory chips
US5752045A (en) * 1995-07-14 1998-05-12 United Microelectronics Corporation Power conservation in synchronous SRAM cache memory blocks of a computer system
US5805872A (en) * 1995-09-08 1998-09-08 Digital Equipment Corporation Apparatus for generation of control signals from the read cycle rate and read speed of a memory
US5774001A (en) 1995-12-20 1998-06-30 Intel Corporation Method for eliminating multiple output switching timing skews in a source synchronous design
US5706484A (en) 1995-12-20 1998-01-06 Intel Corporation Method for eliminating transition direction sensitive timing skews in a source synchronous design
US5723995A (en) 1995-12-20 1998-03-03 Intel Corporation Method for eliminating process variation timing skews in a source synchronous design
US5692166A (en) * 1996-04-19 1997-11-25 Motorola, Inc. Method and system for resynchronizing a phase-shifted received data stream with a master clock
US5905391A (en) * 1997-07-14 1999-05-18 Intel Corporation Master-slave delay locked loop for accurate delay or non-periodic signals
US6085345A (en) * 1997-12-24 2000-07-04 Intel Corporation Timing control for input/output testability

Also Published As

Publication number Publication date
US6209072B1 (en) 2001-03-27
GB2342740B (en) 2002-07-24
GB9926166D0 (en) 2000-01-12
DE19882418B4 (de) 2005-11-24
US6247136B1 (en) 2001-06-12
AU6898098A (en) 1998-11-27
GB2342740A (en) 2000-04-19
WO1998050845A1 (en) 1998-11-12

Similar Documents

Publication Publication Date Title
DE19882418T1 (de) Ein Deskew-Latch verwendende quellensynchrone Schnittstelle zwischen Master und Slave
FI973788A0 (fi) Elektroniskt betalsystem
EE200000214A (et) Ravimid
DE69519117D1 (de) Ein Rechnersystem
DK1017392T3 (da) Lægemiddel
DE69805653D1 (de) Fehlertolerantes subraten koppelfeld
DE69838236D1 (de) Ein Verbinder mit Verriegelung
DE69830550D1 (de) Arbitrierungssystem
DE69803818D1 (de) Verbinderverriegelung
NO981244D0 (no) Klokke-selektorsystem
DE29710520U1 (de) Mikro-Riegel für Zahntechnik
DE9418954U1 (de) Modifizierte keilförmige Inserts
DE69518474T2 (de) Frühzeitige Arbitrierung
DE29601332U1 (de) Nebenuhrenanlage
KR960008938U (ko) 바클에 부착한 시계
DE69720437D1 (de) Abstreifer mit Stiften
ITVI940037A0 (it) Bracciale a schiava
KR960025599U (ko) 콘넥터용 고정핀
NO975328D0 (no) Koblingslås
FIU950404U0 (fi) Faergloes slips
BR9700786A (pt) Perfil de forro modelo BR1
FI1246U1 (fi) En slips
KR950034064U (ko) 거울이 부설된 시계
DE29518956U1 (de) Verbindungsstift
SE9503618L (sv) Musplatta

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8607 Notification of search results after publication
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee