DE1957457A1 - Verfahren und Einrichtung zur optimalen nicht linearen Datenverarbeitung - Google Patents

Verfahren und Einrichtung zur optimalen nicht linearen Datenverarbeitung

Info

Publication number
DE1957457A1
DE1957457A1 DE19691957457 DE1957457A DE1957457A1 DE 1957457 A1 DE1957457 A1 DE 1957457A1 DE 19691957457 DE19691957457 DE 19691957457 DE 1957457 A DE1957457 A DE 1957457A DE 1957457 A1 DE1957457 A1 DE 1957457A1
Authority
DE
Germany
Prior art keywords
signals
signal
input
data processing
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19691957457
Other languages
German (de)
English (en)
Inventor
Choate William Clay
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE1957457A1 publication Critical patent/DE1957457A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor
    • G06G7/122—Arrangements for performing computing operations, e.g. operational amplifiers specially adapted therefor for optimisation, e.g. least square fitting, linear programming, critical path analysis, gradient method
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters
    • H03H21/0016—Non linear filters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters
    • H03H21/002—Filters with a particular frequency response
    • H03H21/0021—Notch filters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Software Systems (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Health & Medical Sciences (AREA)
  • Computational Mathematics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • General Engineering & Computer Science (AREA)
  • Biophysics (AREA)
  • Artificial Intelligence (AREA)
  • Computing Systems (AREA)
  • Molecular Biology (AREA)
  • Nonlinear Science (AREA)
  • General Health & Medical Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Neurology (AREA)
  • Computational Linguistics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Computer Hardware Design (AREA)
  • Complex Calculations (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE19691957457 1968-12-23 1969-11-15 Verfahren und Einrichtung zur optimalen nicht linearen Datenverarbeitung Pending DE1957457A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78594468A 1968-12-23 1968-12-23

Publications (1)

Publication Number Publication Date
DE1957457A1 true DE1957457A1 (de) 1970-07-09

Family

ID=25137110

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19691957457 Pending DE1957457A1 (de) 1968-12-23 1969-11-15 Verfahren und Einrichtung zur optimalen nicht linearen Datenverarbeitung

Country Status (6)

Country Link
US (1) US3614398A (enExample)
DE (1) DE1957457A1 (enExample)
FR (1) FR2026863B1 (enExample)
GB (1) GB1295294A (enExample)
NL (1) NL6916290A (enExample)
SE (1) SE347585B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1351308A (en) * 1971-08-18 1974-04-24 Ferranti Ltd Data processing
CN114358269B (zh) * 2022-03-01 2024-04-12 清华大学 神经网络处理组件及多神经网络处理方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL269966A (enExample) * 1960-02-08

Also Published As

Publication number Publication date
NL6916290A (enExample) 1970-06-25
FR2026863B1 (enExample) 1974-03-01
SE347585B (enExample) 1972-08-07
FR2026863A1 (enExample) 1970-09-25
GB1295294A (enExample) 1972-11-08
US3614398A (en) 1971-10-19

Similar Documents

Publication Publication Date Title
DE19758079A1 (de) Verfahren und Vorrichtung zur Galoisfeld-Multiplikation
DE2158378A1 (de) Digitales Filter
DE2618823C3 (de) Generator zur Erzeugung periodischer Folgen
WO2020099080A1 (de) Verfahren und vorrichtung zur umsetzung einer matrix-operation
DE2432594C3 (de) Rekursives Digitalfilter
DE2063199B2 (de) Einrichtung zur Ausführung logischer Funktionen
DE2146982A1 (de) Programmierbare digitale Filtereinrichtung
DE10219158B4 (de) Vorrichtung und Verfahren zum Berechnen eines Ergebnisses einer modularen Multiplikation
EP0178424A2 (de) Zellenstrukturierter digitaler Multiplizierer mit semisystolischem Aufbau
DE2355640A1 (de) Anordnung zur spektralanalyse von elektrischen signalen
DE102007056104A1 (de) Verfahren und Vorrichtung zur Multiplikation von Binäroperanden
DE2315347B2 (de) Verfahren und vorrichtung zur fortlaufenden korrelations-decodierung unter einbeziehung von amplitudengewichtung von gruppen bildenden signalen
DE3878666T2 (de) Integrierte schaltung fuer digitale rechenvorgaenge zur faltung oder aehnlichen rechenverfahren.
DE4010735A1 (de) Digitale wortserielle multiplizierschaltung
DE10200133B4 (de) Verfahren und Vorrichtung zur Berechnung von Modulo-Operationen
EP0629943B1 (de) Multiplizierer für reelle und komplexe Zahlen
DE2704641A1 (de) Digitalfilter
DE1222290B (de) Binaere Recheneinrichtung zur Bildung und Akkumulation von Produkten
DE3416536C2 (enExample)
DE3634691A1 (de) Differenzpulscodemodulator sowie dessen verwendung als demodulator
DE3823722A1 (de) Multiplizierer
DE2636028A1 (de) Digitaler multiplizierer
EP4485095B1 (de) Verfahren zum test eines elektronischen steuergerätes mit einem simulator
DE2142636B2 (de) Rechenwerk für die Durchführung digitaler Multiplikationen
DE68908202T2 (de) Binärzahlmultiplizierer mit einer sehr grossen Bitzahl.