DE1766297A1 - Verfahren zum Anpassen einer integrierten Schaltung an ein als Traeger dienendes Substrat - Google Patents

Verfahren zum Anpassen einer integrierten Schaltung an ein als Traeger dienendes Substrat

Info

Publication number
DE1766297A1
DE1766297A1 DE19681766297 DE1766297A DE1766297A1 DE 1766297 A1 DE1766297 A1 DE 1766297A1 DE 19681766297 DE19681766297 DE 19681766297 DE 1766297 A DE1766297 A DE 1766297A DE 1766297 A1 DE1766297 A1 DE 1766297A1
Authority
DE
Germany
Prior art keywords
circuit
substrate
pieces
connecting pieces
fittings
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19681766297
Other languages
German (de)
English (en)
Inventor
Belardi Richard J
Waters Warren P
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of DE1766297A1 publication Critical patent/DE1766297A1/de
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/43—Electric condenser making
    • Y10T29/435—Solid dielectric type
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49082—Resistor making
    • Y10T29/49099—Coating resistive material on a base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/4998—Combined manufacture including applying or shaping of fluent material
    • Y10T29/49993—Filling of opening

Landscapes

  • Wire Bonding (AREA)
  • Combinations Of Printed Boards (AREA)
DE19681766297 1967-05-25 1968-05-02 Verfahren zum Anpassen einer integrierten Schaltung an ein als Traeger dienendes Substrat Pending DE1766297A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US64132567A 1967-05-25 1967-05-25

Publications (1)

Publication Number Publication Date
DE1766297A1 true DE1766297A1 (de) 1971-11-18

Family

ID=24571890

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19681766297 Pending DE1766297A1 (de) 1967-05-25 1968-05-02 Verfahren zum Anpassen einer integrierten Schaltung an ein als Traeger dienendes Substrat

Country Status (4)

Country Link
US (1) US3518751A (https=)
DE (1) DE1766297A1 (https=)
GB (1) GB1186974A (https=)
SE (1) SE344870B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5302984A (en) * 1992-01-14 1994-04-12 Eastman Kodak Company Device for moving a slide into a slide gate and for receiving a lens mount

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680206A (en) * 1969-06-23 1972-08-01 Ferranti Ltd Assemblies of semiconductor devices having mounting pillars as circuit connections
US3795975A (en) * 1971-12-17 1974-03-12 Hughes Aircraft Co Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns
US4631569A (en) * 1971-12-22 1986-12-23 Hughes Aircraft Company Means and method of reducing the number of masks utilized in fabricating complex multi-level integrated circuits
US4309811A (en) * 1971-12-23 1982-01-12 Hughes Aircraft Company Means and method of reducing the number of masks utilized in fabricating complex multilevel integrated circuits
US3868723A (en) * 1973-06-29 1975-02-25 Ibm Integrated circuit structure accommodating via holes
US4234888A (en) * 1973-07-26 1980-11-18 Hughes Aircraft Company Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns
DE2352138A1 (de) * 1973-10-17 1975-04-30 Siemens Ag Verfahren zum herstellen einer halbleiteranordnung
DE3024213C2 (de) 1980-06-27 1982-09-02 Vdo Adolf Schindling Ag, 6000 Frankfurt Verfahren zur Herstellung von auf einen Träger aufgebrachten Leiterbahnen
FR2525389A1 (fr) * 1982-04-14 1983-10-21 Commissariat Energie Atomique Procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre
EP0110285A3 (en) * 1982-11-27 1985-11-21 Prutec Limited Interconnection of integrated circuits
EP0127100B1 (en) * 1983-05-24 1990-04-11 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device
WO1985004518A1 (en) * 1984-03-22 1985-10-10 Mostek Corporation Integrated circuits with contact pads in a standard array
US4862322A (en) * 1988-05-02 1989-08-29 Bickford Harry R Double electronic device structure having beam leads solderlessly bonded between contact locations on each device and projecting outwardly from therebetween
US5464682A (en) * 1993-12-14 1995-11-07 International Business Machines Corporation Minimal capture pads applied to ceramic vias in ceramic substrates
US6077766A (en) * 1999-06-25 2000-06-20 International Business Machines Corporation Variable thickness pads on a substrate surface
CN108493402B (zh) * 2018-04-12 2021-04-02 太原科技大学 利用离子束溅射技术制备锂硫电池正极片的方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2890395A (en) * 1957-10-31 1959-06-09 Jay W Lathrop Semiconductor construction
LU38614A1 (https=) * 1959-05-06
US3374533A (en) * 1965-05-26 1968-03-26 Sprague Electric Co Semiconductor mounting and assembly method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5302984A (en) * 1992-01-14 1994-04-12 Eastman Kodak Company Device for moving a slide into a slide gate and for receiving a lens mount

Also Published As

Publication number Publication date
GB1186974A (en) 1970-04-08
SE344870B (https=) 1972-05-02
US3518751A (en) 1970-07-07

Similar Documents

Publication Publication Date Title
DE1766297A1 (de) Verfahren zum Anpassen einer integrierten Schaltung an ein als Traeger dienendes Substrat
DE2440481C3 (de) Verfahren zum Herstellen von Dünnschicht-Leiterzügen auf einem elektrisch isolierenden Träger
DE69111890T2 (de) Verfahren zur Herstellung einer Mehrschichtleiterplatte.
DE2729030C2 (de) Verfahren zum Herstellen eines mehrschichtigen Leiterzugsmusters für monolithisch integrierte Halbleiterschaltungen
DE2810054C2 (de) Elektronische Schaltungsanordnung und Verfahren zu deren Herstellung
DE2430692C2 (de) Verfahren zum Herstellen von Verbindungslöchern in Isolierschichten
DE19636735A1 (de) Mehrschichtiges Schaltungssubstrat und Verfahren zu seiner Herstellung
DE1809115A1 (de) Verfahren zur Herstellung von mehrere Schichten umfassenden Leitungsverbindungen fuer Halbleiteranordnungen
DE19940633A1 (de) IC-Gehäuse
EP0004289A2 (de) Verfahren zum Verbinden einer ersten integrierten Schaltungsvorrichtung mit einer Anzahl von Verbindungspunkten mit einer zweiten integrierten Schaltungsvorrichtung
DE3927181A1 (de) Spulenchip und herstellungsverfahren dafuer
EP0358867A1 (de) Flip-Chip-Montage mit einer Lötstoppschicht aus einem oxidierbaren Metall
DE1952578A1 (de) Verfahren zur Herstellung metallischer Kontakte auf Halbleiterkoerpern
DE69415927T2 (de) Verfahren zur Herstellung eines Halbleiterbauelements mit einer Höckerelectrode
DE69620273T2 (de) Verfahren zur Herstellung von Abstandshaltern auf einer elektrischen Leiterplatte
DE69015564T2 (de) Vollverdiefte verbindungsstruktur mit titanium/wolfram und selektivem cvd-wolfram.
DE2709933A1 (de) Verfahren zum herstellen durchgehender metallischer verbindungen zwischen mehreren metallisierungsebenen in halbleitervorrichtungen
DE3038773C2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltungsanordnung mit MOS-Transistoren und mit spannungsunabhängigen Kondensatoren
DE1765164A1 (de) Verfahren zur Bindung von Stromleitern
DE3414781A1 (de) Vielschicht-verbindungsstruktur einer halbleitereinrichtung
DE4203114A1 (de) Bandtraeger fuer halbleitergeraete und verfahren zur herstellung desselben
DE3544539C2 (de) Halbleiteranordnung mit Metallisierungsmuster verschiedener Schichtdicke sowie Verfahren zu deren Herstellung
DE10039710B4 (de) Verfahren zur Herstellung passiver Bauelemente auf einem Halbleitersubstrat
DE3782389T2 (de) "lift-off" verfahren zur herstellung von leiterbahnen auf einem substrat.
DE2230171A1 (de) Verfahren zum herstellen von streifenleitern fuer halbleiterbauteile