DE1139151B - Logisches Mehrebenennetzwerk - Google Patents
Logisches MehrebenennetzwerkInfo
- Publication number
- DE1139151B DE1139151B DEN18948A DEN0018948A DE1139151B DE 1139151 B DE1139151 B DE 1139151B DE N18948 A DEN18948 A DE N18948A DE N0018948 A DEN0018948 A DE N0018948A DE 1139151 B DE1139151 B DE 1139151B
- Authority
- DE
- Germany
- Prior art keywords
- stages
- output
- conductor
- signal
- levels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/12—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using diode rectifiers
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US84202859A | 1959-09-24 | 1959-09-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE1139151B true DE1139151B (de) | 1962-11-08 |
Family
ID=25286354
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DEN18948A Pending DE1139151B (de) | 1959-09-24 | 1960-09-21 | Logisches Mehrebenennetzwerk |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE1139151B (pt) |
NL (1) | NL255664A (pt) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1050814B (pt) * | 1959-02-19 | |||
DE1057171B (de) * | 1955-07-25 | 1959-05-14 | Sperry Rand Corp | Elektrisches Netzwerk fuer logische Operationen |
-
0
- NL NL255664D patent/NL255664A/xx unknown
-
1960
- 1960-09-21 DE DEN18948A patent/DE1139151B/de active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1050814B (pt) * | 1959-02-19 | |||
DE1057171B (de) * | 1955-07-25 | 1959-05-14 | Sperry Rand Corp | Elektrisches Netzwerk fuer logische Operationen |
Also Published As
Publication number | Publication date |
---|---|
NL255664A (pt) |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3200894A1 (de) | "schiedsgerichtsschaltung" | |
DE2011056B2 (de) | Pulscodedemodulator mit dehnercharakteristik aufweisender knickkennlinie | |
DE2514462C3 (de) | Schaltungsanordnung zur Umwandlung eines Spannungspegels | |
DE2707967A1 (de) | Schaltung zur erzeugung einer binaer abgestuften folge elektrischer signale | |
DE3205247C2 (pt) | ||
DE3213037A1 (de) | Schaltungsanordnung zum schutz eines daten-treibers gegen ueberstrom | |
DE2410205A1 (de) | Hystereseschaltung | |
DE2706904A1 (de) | Bistabiler schaltkreis | |
DE1055590B (de) | Transistorschaltanordnung zur wahlweisen Verbindung einer Last mit verschiedenen Potentialen | |
DE2838310B1 (de) | Schaltungsanordnung zur Umsetzung von Digital-Signalen,insbesondere PCM-Signalen,in diesen entsprechende Analog-Signale,mit einem R-2R-Kettennetzwerk | |
DE2618633C3 (de) | PCM-Decodierer | |
DE2359997B2 (de) | Binäruntersetzerstufe | |
DE2422123A1 (de) | Schaltverzoegerungsfreie bistabile schaltung | |
DE1287128B (de) | Logische Schaltung mit mehreren Stromlenkgattern | |
DE1220476B (de) | Vorwaerts-Rueckwaerts-Zaehler fuer binaer verschluesselte Dezimalzahlen | |
DE2146108A1 (de) | Synchrone Pufferanordnung | |
DE1139151B (de) | Logisches Mehrebenennetzwerk | |
DE3330559C2 (de) | Ausgangsschaltung für eine integrierte Halbleiterschaltung | |
DE2240428A1 (de) | Elektronisches signaluebermittlungstor | |
DE1208344B (de) | Anordnung zur Verzoegerung eines Signals konstanter Dauer und Amplitude | |
DE2415624C2 (de) | Supraleitender logischer Schaltkreis mit Josephson-Tunnelelementen und Verfahren zu dessen Betrieb | |
DE2607000C3 (de) | Digital/Digital-Umsetzer | |
DE2052519A1 (de) | Logische Schaltung | |
DE2063639C3 (de) | Verknüpfungsglied | |
DE2156627C3 (de) | Schaltungsanordnung zur gleich zeitigen Nachrichtenübertragung von Signalen in beiden Richtungen |